Computer Architecture

Feeds to Scour
SubscribedAll
Scoured 153 posts in 4.0 ms

RISC-V Summit Europe 2026: Industry and Academia Unite in Bologna to Advance Open Hardware

 📡Distributed Systems  Content type: News
eetimes.com·

jeffhuen/RustyCSV: High-performance CSV parsing for Elixir. Rust NIF with SIMD acceleration, parallel parsing, and bounded-memory streaming. Drop-in NimbleCSV replacement.

 Performance Engineering  Content type: Code
github.com··Hacker News

NextSilicon to Productize Arbel RISC-V Core into 64-Core Enterprise Processor for AI and HPC

 Performance Engineering
hpcwire.com··r/hardware

Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds

 🔍eBPF
phoronix.com·

"RISC-V Is Now"

 🔄Compiler Design  Content type: Video
youtube.com··Hacker News

Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support

 🔄Compiler Design
lemmy.ml·

SpacemiT shows off usably quick RISC-V mini desktop

 Performance Engineering  Content type: News
theregister.com··r/hardware

Why my SIMD code was silently running as scalar, and what debugging it taught me about production environment assumptions

 🦀Rust  Content type: Blog

uiCA: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures

 🔄Compiler Design  Content type: Academic
arxiv.org··Hacker News

The Tick-Tock AI Development Cycle.

 🔄Compiler Design
wilsoniumite.com·

The Return of Rigorous Full-System Timing Simulation

 👁️Observability
sigarch.org··Hacker News

RISC-V edge box packs dual GbE, CAN, and 4G/5G support

 🔍eBPF
linuxgizmos.com·

Vortex expands open RISC-V graphics

 Performance Engineering
jonpeddie.com·

Open Source Hardware Certifications for May 2026

 🚢DevOps
makezine.com·

Who is the fastest?

 🔄Compiler Design
ziggit.dev·

Intel 8086, the First x86 chip, Enters its 50th Year in 2027

 🔄Compiler Design
techpowerup.com·

The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04

 🔍eBPF  Content type: Blog

OpenCV 5 release - New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations - CNX Software

 Performance Engineering  Content type: News
cnx-software.com·

ESP32-S31

 Performance Engineering  Content type: Discussion

Simplifying Weak Reference Processing in ZGC

 🔄Compiler Design
inside.java·

Keyboard Shortcuts

Navigation

Next / previous item
j/k
Open post
oorEnter
Preview post
v

Post Actions

Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s

Recommendations

Add interest / feed
Enter
Not interested
x

Go to

Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/

General

Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help