Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
💾 Allocator Design
Custom Allocation, Memory Pools, Embedded Systems, Performance
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
121547
posts in
1.40
s
Keeping up with demand: building
payments
infrastructure for the real-time economy
the-independent.com
·
1d
⏱️
Real-Time GC
Zig
on small
SoC
(256KB)?
ziggit.dev
·
2d
⚡
Zig
Risk-preference-aware
optimal scheduling and profit allocation of load
aggregators
and charging operators
sciencedirect.com
·
1d
🔮
Speculative Execution
A Note on
Flat
Abstract
Syntax
Trees
gist.github.com
·
2d
·
Discuss:
Hacker News
🌳
Tree Walking
Large-Scale Battery
Cell
Tests
trendhunter.com
·
1d
⚡
Performance
Texas Instruments unveils
MSPM33C321A
mixed-signal
Cortex-M33
microcontroller with 256KB SRAM, 1MB flash
cnx-software.com
·
4d
🔌
Microcontrollers
Turn Your
Spare
Parts
into a Retro Space Game
hackster.io
·
1d
🤖
Embedded Go
Cache is king and
DIMMS
are
bling
as memory prices soar
theregister.com
·
3d
🧠
Memory Hierarchy
Gemini writes, Claude
polishes
, JetBrains
rests
: an agent development pipeline
ginkida.dev
·
1d
·
Discuss:
Hacker News
🎭
Program Synthesis
Benchmarking
Malloc
with Doom 3
forrestthewoods.com
·
4d
📊
Memory Profilers
Intel Nova Lake-S: When mainstream suddenly
smells
like
HEDT
igorslab.de
·
1d
⚡
Instruction Fusion
Trip Report:
Ad-Hoc
Meeting on
Threads
in C++
artima.com
·
4d
🧠
Memory Models
A Local Code Copilot for
Edits
: Why
sweep-next-edit-1.5B
Is Built for Speed
hackernoon.com
·
1d
⚡
Interpreter Optimization
How Will the Tech Industry Handle the
DRAM
Shortage
?
spectrum.ieee.org
·
1d
·
Discuss:
Hacker News
,
r/hardware
,
r/technews
🔮
Speculative Execution
Silicon One is the engine under the
hood
of
Cisco
’s AI story
techzine.eu
·
1d
⏲️
Embedded GC
John
Carmack
muses
using a long fiber line as as an L2 cache for streaming AI data — programmer imagines fiber as alternative to DRAM
tomshardware.com
·
2d
·
Discuss:
Hacker News
🌱
Green Threads
Cadence
launches agentic AI design tool to support chip design and
verification
datacenterdynamics.com
·
1d
🎭
Program Synthesis
Performance
Tip
of the Week #90: How to
estimate
abseil.io
·
4d
🚀
Code Motion
Building Your First
RAG
System
dev.to
·
4h
·
Discuss:
DEV
🚂
Cranelift IR
fedcal/Tech-MCP
: A complete
suite
of 22 MCP (Model Context Protocol) servers for developer productivity.
github.com
·
1d
·
Discuss:
Hacker News
⚙️
Configuration Languages
Loading...
Loading more...
« Page 12
•
Page 14 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help