Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
๐พ Cache Algorithms
LRU, Cache Coherence, Memory Hierarchy, Performance
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
185037
posts in
11.0
ms
A
Systematic
Evaluation of Novel and
Existing
Cache Side Channels
papers.cool
ยท
1d
โก
Cache Optimization
Memory
Caching
:
RNNs
with Growing Memory
arxiv.org
ยท
23h
โก
Cache-Aware Algorithms
Cache
Strategies in
Distributed
Systems
dev.to
ยท
1d
ยท
Discuss:
DEV
๐ง
Memory Models
The ongoing quest for atomic
buffered
writes
lwn.net
ยท
6h
๐
Memory Linearization
The Hidden Optimization Behind Modern LLMs:
Grouped
Query
Attention Explained
pub.towardsai.net
ยท
11h
๐
Memory Linearization
Lower
Latency
and Higher
Throughput
with Multi-node DeepSeek Deployment
research.perplexity.ai
ยท
7h
๐ฑ
Green Threads
Show HN:
Benchmarking
the Keep memory system with
LoCoMo
keepnotes.ai
ยท
10h
ยท
Discuss:
Hacker News
๐ง
Memory Models
TurboSparse
Efficiency: Achieving 97% Parameter Sparsity in
Mixtral-47B
hackernoon.com
ยท
1h
๐
Tokenizer Performance
Optimal Heterogeneous Memory Configs for AI Tasks Under
Specified
Performance Metrics (Stanford,
UCSC
)
semiengineering.com
ยท
1d
๐ง
Memory Hierarchy
Right-sizes
LLM models to your system's RAM,
CPU
, and GPU
news.ycombinator.com
ยท
21h
ยท
Discuss:
Hacker News
๐ฅ๏ธ
Minimal VMs
Optimizing
Recommendation Systems with
JDK
โs Vector API
netflixtechblog.com
ยท
2h
๐
SIMD Programming
Time is of the
essence
:
EBR
in High-Performance Databases
dev.to
ยท
22h
ยท
Discuss:
DEV
๐ง
Memory Models
Disaggregated
Prefill
and Decode
research.perplexity.ai
ยท
7h
โฒ๏ธ
Embedded GC
Rare Huawei-ByteDance alliance unveils
RRAM
AI chip delivering 66x CPU speed at
ISSCC
2026
digitimes.com
ยท
11h
๐ง
RISC-V
MoRI
โ AMD's MoE dispatch and
KV
Cache library
github.com
ยท
1d
๐
Profiling Tools
Zero-Waste Agentic RAG: Designing
Caching
Architectures to
Minimize
Latency and LLM Costs at Scale
towardsdatascience.com
ยท
1d
๐ฎ
Message Queues
The
Architecture
Behind Open-Source LLMs
blog.bytebytego.com
ยท
12h
๐บ๏ธ
Region Inference
Scoped
Resources in C with `__attribute__((
mulle
_confined_loop))`
mulle-kybernetik.com
ยท
17h
๐
Control Structures
Plontank
: An FPGA-based
zk-SNARK
acceleration system for secure computing
sciencedirect.com
ยท
1d
๐ฎ
CPU Branch Prediction
KEEP: A
KV-Cache-Centric
Memory Management System for Efficient
Embodied
Planning
arxiv.org
ยท
23h
๐ง
Memory Hierarchy
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help