Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
⚙️ Computer Architecture
CPU design, ISA, microarchitecture, RISC, CISC
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
5519
posts in
11.7
ms
Architecture
& Systems are Changing: The Architect’s Role in the Era of Agentic
Co-Design
🔧
System Design
sigarch.org
·
1d
·
Hacker News
CPU
IP processes mixed scalar and vector workloads
💾
CPU Architecture
edn.com
·
11h
RISC-V
Summit Europe 2026
🔧
RISC-V
riscv-europe.org
·
5d
·
r/linux
FMA
Instruction
Set
💾
CPU Architecture
en.wikipedia.org
·
10h
·
Hacker News
Using WebAssembly
SIMD
to Fingerprint
CPU
Models
from the Browser
💾
CPU Architecture
blog.azerpas.com
·
1d
·
Hacker News
HWE Bench: A new unbounded Benchmark for LLMs (GPT 5.5 is on top)
⚙️
Compilers
hwebench.com
·
5d
·
Hacker News
When
Arm
Meets
RISC-V
: SiPearl, Semidynamics to
Co-Develop
Sovereign AI Platform
🔧
System Design
eetimes.com
·
17h
Firefly CSC2-N48SPK3 – A 2880 TOPS
RISC-V
AI server with 48 SpacemiT K3 Nodes, 48 NVMe SSDs
💾
CPU Architecture
cnx-software.com
·
1d
AMD’s Next Big Chip Hopes To Beat Nvidia’s CPUs While They’
re
in the Crib
💾
CPU Architecture
gizmodo.com
·
4h
NASA builds space-grade AI
compute
🔧
System Design
jonpeddie.com
·
6h
karagure/rvkit: Rust + Zig CLI/TUI toolchain for
RISC-V
microcontroller development. Scaffold, build, flash, monitor.
🔧
RISC-V
github.com
·
2d
·
r/Zig
,
r/embedded
Mojo:
SIMD
💾
CPU Architecture
mojolang.org
·
3d
·
Hacker News
Initial Benchmarks Of The SpacemiT K3 RVA23
RISC-V
CPU
With The K3 Pico-ITX
💾
CPU Architecture
phoronix.com
·
12h
·
Hacker News
Practical Reverse Engineering
⚙️
Assembly
datanoisetv.github.io
·
1d
AMD Ryzen AI Max 400 ‘Gorgon Halo’ packs up to 192GB of
unified
memory
— refreshed APU uses Zen 5 and RDNA 3.5, and can clock up to 5.2 GHz
💾
CPU Architecture
tomshardware.com
·
4h
Finding the Time Part 1
💾
CPU Architecture
thejpster.org.uk
·
5d
·
Hacker News
RISC-V
and Floating Point
🔬
RISC-V Security
fprox.substack.com
·
2d
·
Substack
OpenBSD 7.9 boosts AMD64
CPU
core support, adds delayed hibernation and improves scheduler
🔬
RISC-V Security
alternativeto.net
·
14h
Spiker-LL: An Energy-Efficient
FPGA
Accelerator Enabling Adaptive Local Learning in Spiking Neural Networks
💾
CPU Architecture
arxiv.org
·
2d
Nvidia: Latest news and insights
🔒
Tailscale Blog
networkworld.com
·
9h
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help