Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
⚙️ Computer Architecture
CPU design, ISA, microarchitecture, RISC, CISC
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
191
posts in
70.9
ms
RISC-V
Summit Europe 2026
🔧
RISC-V
riscv-europe.org
·
5d
·
r/linux
Architecture
& Systems are Changing: The Architect’s Role in the Era of Agentic
Co-Design
🔧
System Design
sigarch.org
·
1d
·
Hacker News
Inside the race to connect quantum and exascale
computing
🖧
Distributed Systems
siliconangle.com
·
10h
Toward an AI-Powered
Computational
Testbed for Workforce Policy
🔧
System Design
arxiv.org
·
22h
Uncle Sam's next big supercomputer might use something more exotic than GPUs
🔧
System Design
theregister.com
·
2d
·
r/hardware
128-Bit
Computing
💾
CPU Architecture
en.wikipedia.org
·
4d
·
Hacker News
(PR) TetraMem Announces 22nm Multi-Level RRAM Analog In-Memory
Computing
SoC Milestone
💾
CPU Architecture
techpowerup.com
·
2d
Initial Benchmarks Of The SpacemiT K3 RVA23
RISC-V
CPU
With The K3 Pico-ITX
💾
CPU Architecture
phoronix.com
·
10h
·
Hacker News
NASA builds space-grade AI
compute
🔧
System Design
jonpeddie.com
·
5h
This memory chip works at 700 degrees Celsius. The startup behind it is already building AI chips that
compute
where GPUs cannot.
💾
CPU Architecture
thenextweb.com
·
6d
TetraMem Analog In-Memory
Compute
, Scalable to 5nm, 3nm and Beyond
💾
CPU Architecture
tetramem.com
·
2d
·
Hacker News
Unseen videos reveal Zaha Hadid's first digital
designs
🎨
Software Design
dezeen.com
·
15h
Difference between revisions of "ELC 2026 Presentations"
🖧
Distributed Systems
elinux.org
·
7h
Making sense of ‘genetic programs’: biomolecular Post–Newell production systems
⚙️
Compilers
philsci-archive.pitt.edu
·
3d
The
RISC-V
Code Models (2026 Edition): medlow, medany, & large
🔬
RISC-V Security
sifive.com
·
1d
CPU
IP processes mixed scalar and vector workloads
💾
CPU Architecture
edn.com
·
9h
RISC-V
and Floating Point
🔬
RISC-V Security
fprox.substack.com
·
2d
·
Substack
Overcoming the Boltzmann limit in two-dimensional memtransistors via hysteretic charge trapping
🔧
System Design
link.aps.org
·
6d
Banana Pi BPi-RV2
RISC-V
Router Board
🔬
RISC-V Security
youtube.com
·
21h
·
r/SBCs
Physically Based Rendering: From Theory to Implementation
⚙️
Compilers
pbrt.org
·
1d
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help