Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🏗️ Computer Architecture
CPU Design, Pipelining, Cache, Memory Hierarchy
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
121623
posts in
306.2
ms
Optimized
Efficiency
Bus Networks
trendhunter.com
·
23h
🔧
hardware
SIEVE
: an Efficient Turn-Key Eviction Algorithm for Web
Caches
cachemon.github.io
·
1d
·
Discuss:
Hacker News
🔧
hardware
Powering
AI Centers with AI
Spines
blogs.arista.com
·
2h
🔧
hardware
John
Carmack
proposes
fiber-optic
loops as high-speed AI cache
techspot.com
·
10h
🔧
hardware
CPUs
are Back: The
Datacenter
CPU Landscape in 2026
newsletter.semianalysis.com
·
3d
·
Discuss:
r/hardware
🔧
hardware
Influence of component
arrangement
on thermal management in
immersion-cooled
server boards
sciencedirect.com
·
11h
🔧
hardware
A C implementation of the inference pipeline for the Mistral AI’s
Voxtral
Realtime
4B model
blog.adafruit.com
·
7h
🔧
hardware
UMEM
: Unified Memory Extraction and Management Framework for
Generalizable
Memory
arxiv.org
·
19h
🔧
hardware
A
Reference
Architecture for a Next Generation Global
Reporting
Platform
cockroachlabs.com
·
2d
🔧
hardware
The
Redundancy
Paradox
mihirdeshpande.com
·
7h
·
Discuss:
Hacker News
🔧
hardware
Isochronous
Fixed-Weight
Sampling
in Hardware
eprint.iacr.org
·
2d
🔧
hardware
Building an
x86
"Motherboard" and Running MS-DOS on It (
ikejima.org
)
blog.ikejima.org
·
13h
·
Discuss:
r/hardware
🔧
hardware
The
Timeless
Way of
Programming
(2022)
tomasp.net
·
2h
·
Discuss:
Lobsters
,
Hacker News
👨
hacking
How Memory Technology Is
Powering
the Next Era of
Compute
semiwiki.com
·
1d
🔧
hardware
Code
Coherence
: The Performance
Metric
No One Measures
dev.to
·
21h
·
Discuss:
DEV
🔧
hardware
Pwning
Supercomputers — A 20 year old vulnerability in
Munge
blog.lexfo.fr
·
2h
·
Discuss:
Hacker News
👨
hacking
More details of an extra big Intel Nova Lake '
bLLC
' CPU die with added cache and designed to take on AMD's
X3D
chips emerge
pcgamer.com
·
1d
🔧
hardware
An
async
HTTP server in ~80 lines of modern C++ (
coroutines
)
vixcpp.com
·
16h
·
Discuss:
Hacker News
🔧
hardware
We have
outgrown
the
Process
model
sidhion.com
·
11h
·
Discuss:
Hacker News
🔧
hardware
Can you disable
multithreaded
calculations
for avoidance logic?
forrestthewoods.com
·
13h
·
Discuss:
r/godot
🔧
hardware
Sign up or log in to see more results
Sign Up
Login
« Page 2
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help