Memory Hierarchy Design

Feeds to Scour
SubscribedAll
Scoured 32 posts in 67.0 ms

Why Your CPU Is Fast but Your Program Is Slow: Understanding the Memory Wall

 🖥️Hardware Architecture  Content type: Blog
prawns.dev··Hacker News
Less-relevant results

G.Skill explains how AMD EXPO ULL unlocks additional performance — expanded profiles allow memory makers to include subtiming tweaks for the first time

 ⚙️Mechanical Sympathy  Content type: News
tomshardware.com
·

DDR5 MRDIMM: A Transformational Evolution For DDR5 DIMM

 ⚙️Mechanical Sympathy
semiengineering.com·

AWS Tunes Up Graviton5 For Agentic AI, Boosts Bang For The Buck Bigtime

 💾CPU Caching  Content type: News
nextplatform.com··Hacker News

Towards Autonomous Accelerator Design: FPGA Accelerator Generation with SECDA

 ⚡Hardware Acceleration  Content type: Academic
arxiv.org··Cited by 1 article

Graviton5’s improved design increases speed and energy efficiency — beyond Moore’s law

 🖥️Hardware Architecture  Content type: Blog
amazon.science··Hacker News

Memory Manager

 🧠Memory Management
internals-for-interns.com·

Raspberry Pi 5 – 16 GB, $350

 💾CPU Caching  3 articles covering this post
adafruit.com··Hacker News·Cited by 3 articles

The Return of Rigorous Full-System Timing Simulation

 🧠Memory Management
sigarch.org··Hacker News

Beyond the Memory Wall: The CPU Was Helping You All Along

 💨Cache-Friendly Algorithms  Content type: Blog
prawns.dev··Hacker News

On CPU Physics and CPU Cycles

 ⚡Systems Performance  Content type: Blog
6it.dev··Hacker News

AWS Graviton5 available via M9g and M9gd instances

 💾Disk I/O
techzine.eu·

Now available: Amazon EC2 M9g and M9gd instances powered by new AWS Graviton5 processors

 💾Disk I/O  Content type: Blog
aws.amazon.com··Hacker News

AGENTSERVESIM: A Hardware-aware Simulator for Multi-Turn LLM Agent Serving

 🏗️LLM Infrastructure  Content type: Academic
arxiv.org·

Prompt Caching on Claude: Cut Input Costs 78% (The Math Nobody Writes Down)

 💻Claude Code
pub.towardsai.net
·

geohot/fromthetransistor: From the Transistor to the Web Browser, a rough outline for a 12 week course

 ⚡Hardware Acceleration  Content type: Code
github.com··Hacker News

Linux 7.2 To Add ACPI CPPC v4 Support Authored By NVIDIA

 💾CPU Caching
phoronix.com·

Why are cached input tokens cheaper with AI services?

 🇨🇳Chinese AI
xeiaso.net·

Intel adds iGPU-less mobile chips to Core 200H lineup — Raptor Lake-based Core 7 230H and Core 5 205H sport disabled graphics for small form factor desktop boar...

 💾CPU Caching  Content type: News
tomshardware.com
·

Two Leaps to 1000 Tokens/s on a 1T-Parameter Model: On Inference Systems, Execution Boundaries, and Co-Design

 ⚡Fast AI Inference  Content type: Blog
tilert.ai··Hacker News·Cited by 2 articles

Keyboard Shortcuts

Navigation

Next / previous item
j/k
Open post
oorEnter
Preview post
v

Post Actions

Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s

Recommendations

Add interest / feed
Enter
Not interested
x

Go to

Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/

General

Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help