CPU Architecture

Feeds to Scour
SubscribedAll
Scoured 128 posts in 6.6 ms

Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support

 🐧Linux
phoronix.com·

RISC-V And GPU Synergy In Practice: A Path Towards High-Performance SoCs

 💻Software Engineering
semiengineering.com·

SpacemiT shows off usably quick RISC-V mini desktop

 💾Flash Storage  Content type: News
theregister.com··r/hardware

(PR) NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC

 🐧Linux
techpowerup.com·

RISC-V Summit Europe 2026: Industry and Academia Unite in Bologna to Advance Open Hardware

 ⚙️Mechanical Sympathy  Content type: News
eetimes.com·

RISC-V edge box packs dual GbE, CAN, and 4G/5G support

 💾Flash Storage
linuxgizmos.com·

The Tick-Tock AI Development Cycle.

 🔄Incremental Computation
wilsoniumite.com·

"RISC-V Is Now"

 ⚙️Systems Programming  Content type: Video
youtube.com··Hacker News

Vortex expands open RISC-V graphics

 💾Flash Storage
jonpeddie.com·

uiCA: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures

 🔍Query Compilers  Content type: Academic
arxiv.org··Hacker News

cmdada/3DS-CLI: Nintendo 3DS homebrew application that embeds a full RISC-V emulator to boot a Linux environment inside the 3DS Horizon OS.

 🐧Linux  Content type: Code
github.com··Hacker News

Open Source Hardware Certifications for May 2026

 📝Write-Ahead Logging
makezine.com·

How much do amd64 microarchitecture levels help in Go?

 ⚡SIMD Optimization  Content type: Blog
lemire.me··Lobsters, Hacker News, r/golang

You're Better Off Buying A Cheap Mini PC For These 4 Raspberry Pi Projects

 💾Flash Storage
slashgear.com·

OpenCV 5 release - New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations - CNX Software

 📐Linear Algebra  Content type: News
cnx-software.com·

The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04

 🐧Linux  Content type: Blog
blog.ludovic.dev··Hacker News, Hacker News

Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds

 🌐XDP
phoronix.com·

Introducing Flights: Agent-Native Ingest in MotherDuck

 🗄️Embedded Databases  Content type: Blog
motherduck.com·

Why x86 Zeroes a Register With `xor eax, eax`

 📊Benchmarking  Content type: Blog
debasishg.github.io·

Is this compiler bug in Zig or LLVM?

 🔍Query Compilers  Content type: Discussion
ziggit.dev·

Keyboard Shortcuts

Navigation

Next / previous item
j/k
Open post
oorEnter
Preview post
v

Post Actions

Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s

Recommendations

Add interest / feed
Enter
Not interested
x

Go to

Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/

General

Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help