🏗️ CPU Cache Topology

Less-relevant results

Intel's upcoming 'Raptor Lake Next' will reportedly top out at 20 cores and retain Core 200 branding — Lineup may include a special 10-core SKU with 24MB of L3 cache

🚛Supply Chain News

tomshardware.com

dev-shreyaspatil/BusSort: A stable sort that consistently beats Dual-Pivot Quicksort at 100M elements, including ~2x on random data and duplicate-heavy inputs.

⚡Cache Optimization Code

github.com··DEV

AMD Ryzen 9 9950X3D2 Dual Edition Review - Maximum Cache

💻CPU Architecture

techpowerup.com··r/hardware

X670E Users Get AMD EXPO Ultra Low Latency Support Via ASUS And MSI

📊Performance Tools News

hothardware.com·

Why Your CPU Is Fast but Your Program Is Slow: Understanding the Memory Wall

🏗Computer Architecture Blog

prawns.dev··Hacker News

AMD EPYC 8005 Bare Metal Server Review: The Engineering Truth

⚙️Systems Programming News Blog Discussion

irexta.com··DEV

Accuracy-Configurable Floating-Point Multiplier Design for SRAM-Based Compute-in-Memory

🧠PIM Academic

arxiv.org·

AWS Tunes Up Graviton5 For Agentic AI, Boosts Bang For The Buck Bigtime

☁️Cloud Computing News

nextplatform.com··Hacker News

Various vendors add AMD EXPO Ultra-Low Latency to 600-series motherboards in latest BIOS updates — tech tightens memory subtimings on compatible kits, boosting FPS by up to 4%

📊Performance Tools News

tomshardware.com

Prompt Caching on Claude: Cut Input Costs 78% (The Math Nobody Writes Down)

💬Prompt Engineering

pub.towardsai.net

Graviton5’s improved design increases speed and energy efficiency — beyond Moore’s law

📊Performance Tools Blog

amazon.science··Hacker News

AWS Graviton5 Enterprise Processor Pictured

☁️Cloud Computing

techpowerup.com·

OpenOpt: An Open-Source SRAM Optimizer Based on Equivalent Circuit Model

🎲Hardware Branch Prediction Academic

arxiv.org·

Flash Attention: what it does and why it matters

💾HBM Blog

dev.to··DEV

Partitioned Tags, Shared Data: Reconciling Strict Cache Isolation with Write-Shared Coherence

📝SLOG Academic

arxiv.org·

No more posts from hello's subscribed feeds.

Scour all 25278 feeds Learn more about Feeds

Why SRAM chips are AI’s favorite

SRAM brings more production to Europe with new Portugal facility

Is SMIC N+3’s Metal Pitch Smaller than Intel 18A’s?

AMD Ryzen 7 7700X3D: Leak suggests a cheaper 8-core X3D for AM5

Cache Deep Dive IV — TLB, Huge Pages, and Memory-Level Parallelism

Intel's upcoming 'Raptor Lake Next' will reportedly top out at 20 cores and retain Core 200 branding — Lineup may include a special 10-core SKU with 24MB of L3 cache

dev-shreyaspatil/BusSort: A stable sort that consistently beats Dual-Pivot Quicksort at 100M elements, including ~2x on random data and duplicate-heavy inputs.

AMD Ryzen 9 9950X3D2 Dual Edition Review - Maximum Cache

X670E Users Get AMD EXPO Ultra Low Latency Support Via ASUS And MSI

Why Your CPU Is Fast but Your Program Is Slow: Understanding the Memory Wall

AMD EPYC 8005 Bare Metal Server Review: The Engineering Truth

Accuracy-Configurable Floating-Point Multiplier Design for SRAM-Based Compute-in-Memory

AWS Tunes Up Graviton5 For Agentic AI, Boosts Bang For The Buck Bigtime

Various vendors add AMD EXPO Ultra-Low Latency to 600-series motherboards in latest BIOS updates — tech tightens memory subtimings on compatible kits, boosting FPS by up to 4%

Prompt Caching on Claude: Cut Input Costs 78% (The Math Nobody Writes Down)

Graviton5’s improved design increases speed and energy efficiency — beyond Moore’s law

AWS Graviton5 Enterprise Processor Pictured

OpenOpt: An Open-Source SRAM Optimizer Based on Equivalent Circuit Model

Flash Attention: what it does and why it matters

Partitioned Tags, Shared Data: Reconciling Strict Cache Isolation with Write-Shared Coherence