High-Performance Tiered Memory Pool for Go with Weak References and Smart Buffer Splitting
github.com·2w
⚙️Compilers
Flag this post
Architectural Leakage Analysis of Masked Cryptographic Software on RISC-V Cores
eprint.iacr.org·2w
⚙️Compilers
Flag this post
Building a Redis Clone in Zig—Part 2
⚡SIMD
Flag this post
Skia: Exposing Shadow Branches
🧠CPU Architecture
Flag this post
Flat Combining: A Simple Rust Experiment
🌐WebAssembly
Flag this post
Low-Level Hacks
🌐WebAssembly
Flag this post
News for October 2025
ptreview.sublinear.info·2d
🏗️Constructive Mathematics
Flag this post
Rethinking PostgreSQL buffer mapping for modern hardware architectures
🧠CPU Architecture
Flag this post
Optimizable Code (2013)
🧠CPU Architecture
Flag this post
An enough week
⚡SIMD
Flag this post
Why do CPUs have multiple cache levels?
🧠CPU Architecture
Flag this post
Hashing multiple blobs with BLAKE3
iroh.computer·3w
⚡SIMD
Flag this post
Thoughts on "Static Retrival Revisited"
curiouscoding.nl·2d
🔐Cryptography
Flag this post
Moving past speculation: How deterministic CPUs deliver predictable AI performance
venturebeat.com·4d
🧠CPU Architecture
Flag this post
Rust Atomics and Locks: Out-of-Thin-Air
🌐WebAssembly
Flag this post
Loading...Loading more...