Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
Computer Architecture
🧠 Computer Architecture
CPU, memory hierarchy, SIMD, hardware design, processor
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
176
posts in
9.9
ms
Intel introduced ‘the first
processor
in the x86 series and the first 8086
microprocessor
’ on this day in 1978 —
CPU
was designed as a temporary substitute for the delayed iAPX 432 project
⚡
RISC-V
Content type:
News
tomshardware.com
·
2d
2 days ago
Actions for Intel introduced ‘the first processor in the x86 series and the first 8086 microprocessor’ on this day in 1978 — CPU was designed as a temporary substitute for the delayed iAPX 432 project
Linux 7.2 To Enable ESWIN SoC Support By Default For
RISC-V
Kernel Builds
⚡
RISC-V
phoronix.com
·
4h
4 hours ago
Actions for Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds
Why x86 Zeroes a Register With `xor eax, eax`
🔌
Embedded Systems
Content type:
Blog
debasishg.github.io
·
2d
2 days ago
Actions for Why x86 Zeroes a Register With `xor eax, eax`
How much do amd64
microarchitecture
levels help in Go?
🧠
Memory Allocators
Content type:
Blog
lemire.me
·
4d
4 days ago
·
Lobsters
,
Hacker News
,
r/golang
Actions for How much do amd64 microarchitecture levels help in Go?
The Boot Chain of a
RISC-V
Board: From Silicon to Ubuntu 26.04
⚡
RISC-V
Content type:
Blog
blog.ludovic.dev
·
2d
2 days ago
·
Hacker News
,
Hacker News
Actions for The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04
New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
🐧
Linux Kernel
techxplore.com
·
2h
2 hours ago
Actions for New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
Desktop
CPU
shipments plunge 20 percent. It may get worse
🔌
Embedded Systems
Content type:
News
pcworld.com
·
6d
6 days ago
Actions for Desktop CPU shipments plunge 20 percent. It may get worse
Intel 8086, the First x86 chip, Enters its 50th Year in 2027
🔌
Embedded Systems
techpowerup.com
·
1d
1 day ago
Actions for Intel 8086, the First x86 chip, Enters its 50th Year in 2027
Building a MIPS emulator with Zig to replace MARS and QtSpim
🖥️
Systems Programming
ziggit.dev
·
19h
19 hours ago
Actions for Building a MIPS emulator with Zig to replace MARS and QtSpim
The copy_if Speedup That Wasn't About copy_if, Or AVX-512
📈
Performance Engineering
hftuniversity.com
·
6d
6 days ago
·
Substack
Actions for The copy_if Speedup That Wasn't About copy_if, Or AVX-512
Fast Exact Nearest-Neighbor Learning for High-Frequency Financial Time Series
🏠
ClickHouse
Content type:
Academic
arxiv.org
·
19h
19 hours ago
Actions for Fast Exact Nearest-Neighbor Learning for High-Frequency Financial Time Series
Latency-Aware, High-Throughput Homomorphic AES Evaluation with CKKS
🔌
Embedded Systems
eprint.iacr.org
·
2d
2 days ago
Actions for Latency-Aware, High-Throughput Homomorphic AES Evaluation with CKKS
grape/modules/common/plot/README.md at main · cvilas/grape
🔬
eBPF
Content type:
Code
github.com
·
8h
8 hours ago
·
r/cpp
Actions for grape/modules/common/plot/README.md at main · cvilas/grape
Docker 29 and COPY –link –chown
⚡
RISC-V
Content type:
Blog
tunbury.org
·
4d
4 days ago
Actions for Docker 29 and COPY –link –chown
Why My Windows Benchmarks Were Lying —
CPU
Pinning, Power Caps, and What Variance Actually Tells You
🐧
Linux Kernel
Content type:
News
Content type:
Blog
coloneltoad.substack.com
·
2d
2 days ago
·
Substack
Actions for Why My Windows Benchmarks Were Lying — CPU Pinning, Power Caps, and What Variance Actually Tells You
Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
🖥️
Systems Programming
paste.rs
·
5d
5 days ago
·
r/C_Programming
,
r/golang
,
r/netsec
Actions for Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
Fedora 44
RISC-V
Images Released, Including New "Omni" Kernel For Broader
RISC-V
Hardware
Support
⚡
RISC-V
phoronix.com
·
1d
1 day ago
Actions for Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support
IDA 9.4 Beta Is Now Available
⚡
RISC-V
Content type:
Blog
hex-rays.com
·
9h
9 hours ago
Actions for IDA 9.4 Beta Is Now Available
Fractal OS Lets Security Researchers See What Their CPUs Really Do
🔌
Embedded Systems
Content type:
News
spectrum.ieee.org
·
1d
1 day ago
Actions for Fractal OS Lets Security Researchers See What Their CPUs Really Do
OpenOCD User’s Guide
⚡
RISC-V
Content type:
Reference
docs.jade.fyi
·
6d
6 days ago
Actions for OpenOCD User’s Guide
« Page 1
·
Page 3 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help