Instruction Pipeline, Register Allocation, Branch Prediction, Mobile Computing

Feeds to Scour
SubscribedAll
Scoured 15511 posts in 713.5 ms
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·14h
🧲RISC-V Preservation
Preview
Report Post
The Non-Predictability of Mispredicted Branches using Timing Information
arxiv.org·1d
CPU Microarchitecture
Preview
Report Post
OnLogic CL260: Palm-Sized Industrial PC Built for Scalable Edge Deployments
storagereview.com·19h
🏠HomeLab
Preview
Report Post
Building Your Own Efficient uint128 in C++
solidean.com·1d·
🧮Algebraic Datatypes
Preview
Report Post
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com·1d
📊RISC-V Vectors
Preview
Report Post
Windows 11's Xbox app arrives on Arm PCs, as Microsoft pushes harder to make gaming better on these devices
techradar.com
·12h
🕸️WASM Archives
Preview
Report Post
We’ve Been Building an ANN Engine for Six Months. Here’s Where It Stands.
dev.to·1h·
Discuss: DEV
Incremental Computation
Preview
Report Post
Recap of ELISA Project at Linux Plumbers Conference: Tokyo, Japan 2025
elisa.tech·15h
🔍eBPF
Preview
Report Post
Everyone deserves a better computer | Ahead Computing
aheadcomputing.com·18h·
Discuss: Hacker News
🖥️Hardware Architecture
Preview
Report Post
Every Mini PC & SFF Hardware Announced at CES 2026
williamlam.com·18h
🖥️Terminal Renaissance
Preview
Report Post
ra0x3/mcpkit-rs: PoC MCP WebAssembly (WASM) integration, forked from the official Rust SDK for the Model Context Protocol
github.com·18h·
Discuss: Hacker News
🌐WASI
Preview
Report Post
Xcode Organizer: Your Performance Cheat Sheet
blog.jacobstechtavern.com
·1d
Performance Tools
Preview
Report Post
Modernizing Legacy C Systems: Safe Rust Integration Without Complete Rewrites
dev.to·20h·
Discuss: DEV
🦀Embedded Rust
Preview
Report Post
End-to-End Transformer Acceleration Through Processing-in-Memory Architectures
arxiv.org·5h
📼Cassette Combinators
Preview
Report Post
How AI brings the OSCAR methodology to life in the SOC
intezer.com·19h
🌊Stream Processing
Preview
Report Post
High-Availability Feature Flagging at Databricks
databricks.com·14h·
Discuss: Hacker News
🛡️Error Boundaries
Preview
Report Post
Implementing Dino from Scratch
logits.bearblog.dev·1d·
Discuss: Hacker News
🦀Rust Macros
Preview
Report Post
Lisp for Microcontrollers
ulisp.com·3d·
Discuss: Hacker News
🚀RISC-V Vector
Preview
Report Post
Nvidia's long-rumored N1X Arm chip pairs a 20-core CPU with RTX graphics
techspot.com·23h
🎬WebCodecs
Preview
Report Post
BPF Verifier State Pruning: Timeline
pchaigno.github.io·2d
🛡️Archive Verification
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help