🐿️ ScourBrowse
LoginSign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
🔧 Hardware Verification

Formal Methods, Circuit Correctness, Model Checking, Silicon Validation

LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
arxiv.org·1d
🔍FPGA Verification
Why Binary Won and Nothing Else Even Got Close
b0a04gl.site·22h·
Discuss: Hacker News
🧲RISC-V Archaeology
How to Make Large-Scale Experiments Smarter and Cheaper with AI-Driven Proofs
dev.to·2h·
Discuss: DEV
✓Automated Theorem Proving
My first experience with Formal Methods | ZipCPU
zipcpu.com·6d
⚡Circuit Verification
ICSA Colloquium Talk - 10/07/2025
informatics.ed.ac.uk·7h
🧲RISC-V Archaeology
MIT’s New 3D Chips Could Make Electronics Faster and More Energy-Efficient
scitechdaily.com·1d
🖥️Modern Terminals
Cactus Language • Syntax 12
inquiryintoinquiry.com·1h
📝Concrete Syntax
PicoEMP: low-cost Electromagnetic Fault Injection (EMFI) tool
github.com·14h·
Discuss: Hacker News
⚡Circuit Archaeology
Proving that every program halts
ntietz.com·2d
👑Isabelle
Program Execution, follow-up
windowsir.blogspot.com·5h·
Discuss: www.blogger.com
⚡Performance Tools
Pong in Discrete Components
hackaday.com·21h
🎮GameBoy Architecture
LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation
arxiv.org·1d
🔍FPGA Verification
Smart amplifier cuts power consumption, paving way for more qubits and less decoherence
phys.org·1h
⚛️Quantum Tape
4-input 2-output Boolean circuits (2020)
cp4space.hatsya.com·1d·
Discuss: Hacker News
⚙️Logic Synthesis
Generative AI Exacerbates Software Supply Chain Risks
darkreading.com·3h
🔒WASM Capabilities
82 x 50mm SoM combines NXP i.MX 8M Mini SoC with 25 TOPS DEEPX DX-M1 AI accelerator
cnx-software.com·23m
🖥️Hardware Architecture
In which I write a library-quality B+ tree with the genies
tidyfirst.substack.com·2h·
Discuss: Substack
🦀Rust Macros
Shrinking the Generation-Verification Gap with Weak Verifiers
arxiv.org·1d
🧪CBOR Fuzzing
Black-Box Test Code Fault Localization Driven by Large Language Models and Execution Estimation
arxiv.org·13h
🔍Concolic Testing
Switch project, part 2 - Line Card
serd.es·1d·
Discuss: Hacker News
🔌Single Board PC
Loading...Loading more...
AboutBlogChangelogRoadmap