NAND to Tetris, Custom Silicon, FPGA Implementation, Educational Architecture

Feeds to Scour
SubscribedAll
Scoured 15532 posts in 375.8 ms
Polimi chip speeds up computing and drastically reduces energy consumption
polimi.it·2h·
Discuss: Hacker News
🖥️Hardware Architecture
Preview
Report Post
CPU-less parallel execution of lambda calculus in digital logic
arxiv.org·1d
🔗Functional Compilers
Preview
Report Post
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com·1d
📊RISC-V Vectors
Preview
Report Post
Embedded Computers 🧙♂️: The Wizarding Brains Powering Muggle Tech
dev.to·1h·
Discuss: DEV
🖥️Hardware Architecture
Preview
Report Post
Smart Eyes for Arduino: Add Face ID & Anti-Spoofing in 5 Min
hackster.io·5h
🔌Single Board PC
Preview
Report Post
Simulating Pots with LTSpice
hackaday.com·6h
🖥️Game Emulation
Preview
Report Post
Every Mini PC & SFF Hardware Announced at CES 2026
williamlam.com·18h
🖥️Terminal Renaissance
Preview
Report Post
CUDA Programming: From Zero to GPU Kernels
pythongiant.github.io·22h·
Discuss: Hacker News
🖥️Terminal Renaissance
Preview
Report Post
AMD Software : Adrenalin Edition 26.1.1
forums.anandtech.com·17h
📊Performance Profiling
Preview
Report Post
Introducing PCIem
reddit.com·2d·
Discuss: r/linux
🖥️Terminal Renaissance
Preview
Report Post
ANN v3: 200ms p99 query latency over 100 billion vectors
turbopuffer.com·1d·
Discuss: Hacker News
💨Cache Optimization
Preview
Report Post
afska/emudevz: 🕹️ A game about building emulators!
github.com·21h·
🎯Emulator Accuracy
Preview
Report Post
Transmeta Crusoe CPU
dfarq.homeip.net·21h
🖥️Terminal Renaissance
Preview
Report Post
Raspberry Pi expands into AI with AI HAT+ 2, bringing serious LLM and more
techradar.com
·1d
🔌Single Board PC
Preview
Report Post
Can We Build an NX Bit for LLMs
bogdandeac.com·1d·
Discuss: Hacker News
🖥️Modern Terminals
Preview
Report Post
Modernizing Legacy C Systems: Safe Rust Integration Without Complete Rewrites
dev.to·19h·
Discuss: DEV
🦀Embedded Rust
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·14h
🧲RISC-V Preservation
Preview
Report Post
On the Limits of Learned Importance Scoring for KV Cache Compression
arxiv.org·4h
💨Cache Optimization
Preview
Report Post
jameysharp/live-long-and-prospero: A small compiler for the Prospero Challenge in Constructive Solid Geometry
github.com·3d
🦀Rust Macros
Preview
Report Post
Controlling the Wizzard
leadedsolder.com·2d
🕹️Retro Gaming
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help