⚡ Performance Engineering - minezone · Scour

Optimization vs. Architecture: Knowing the Difference 🚀Performance

tigerdata.com·1d

GR-Evolve: Design-Adaptive Global Routing via LLM-Driven Algorithm Evolution 🧩LLM Integration

Announcing Arm Performix: Empowering developers with scalable performance for the age of AI agents 🚀Performance

newsroom.arm.com·2d·Hacker News

sdeonvacation/throttle: A sophisticated task execution framework in Java that automatically adapts to system resource availability. 🚀Performance

github.com·5d·DEV

[WIP] Benchmarking Local LLMs Against Coding Agent Harnesses 🚀Performance

neuralnoise.com·2d·Hacker News

Why Low-Latency Infrastructure Matters More Than Raw Specs 🚀Performance

cdrinfo.com·2d

Java Performance Tuning and Event-Driven System Design for Scalable Systems 📡Event-Driven Architecture

·6d

TurboQuant on a MacBook Pro, part 2: perplexity, KL divergence, and asymmetric K/V on M5 Max 🚀Performance

llmkube.com·1d·r/LocalLLaMA

The Two Thread IDs of macOS: Measuring P/E Core Usage on Apple Silicon 🚀Performance

bazhenov.me·6d

vnmoorthy/pavo-bench: A 50K-turn voice pipeline benchmark and an 85K-param meta-controller that cuts P95 latency 10.3% and energy 71% vs fixed cloud. TMLR 2026. 🚀Performance

github.com·2d·Hacker News

Speeding up python through profiling ⚡FastAPI

RaMP: Runtime-Aware Megakernel Polymorphism for Mixture-of-Experts 📱Edge AI

MappingEvolve: LLM-Driven Code Evolution for Technology Mapping 💬Prompt Engineering

RAG-Enhanced Kernel-Based Heuristic Synthesis (RKHS): A Structured Methodology Using Large Language Models for Hardware Design 🔧DSPy

MPI Malleability Validation under Replayed Real-World HPC Conditions 🚀Performance

STLGT: A Scalable Trace-Based Linear Graph Transformer for Tail Latency Prediction in Microservices 🌍Edge Computing

Surrogate-Based Co-Design Coupling Analysis for Floating Offshore Wind Turbines 🔁System Thinking

Betting for Sim-to-Real Performance Evaluation 📉Model Quantization

Benchmarking Stopping Criteria for Evolutionary Multi-objective Optimization 🚀Performance

Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors 🚀Performance

Log in to enable infinite scrolling