Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
Computer Architecture
🏗️ Computer Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
47
posts in
5.1
ms
uiCA: Accurate Throughput
Prediction
of Basic Blocks on Recent Intel
Microarchitectures
💽
X86
Content type:
Academic
arxiv.org
·
1d
1 day ago
·
Hacker News
Actions for uiCA: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures
The Tick-Tock AI Development Cycle.
💽
X86
wilsoniumite.com
·
14h
14 hours ago
Actions for The Tick-Tock AI Development Cycle.
How much do amd64
microarchitecture
levels help in Go?
💽
X86
Content type:
Blog
lemire.me
·
4d
4 days ago
·
Lobsters
,
Hacker News
,
r/golang
Actions for How much do amd64 microarchitecture levels help in Go?
Apple Chip
Architecture
from 1977 to 2026
💽
X86
Content type:
News
Content type:
Blog
blog.jacobstechtavern.com
·
1d
1 day ago
Actions for Apple Chip Architecture from 1977 to 2026
New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
⚙️
OS
techxplore.com
·
8h
8 hours ago
Actions for New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
Simplifying Weak Reference Processing in ZGC
👨💻
Programming
inside.java
·
7h
7 hours ago
Actions for Simplifying Weak Reference Processing in ZGC
Intel 8086, the First x86 chip, Enters its 50th Year in 2027
💽
X86
techpowerup.com
·
1d
1 day ago
Actions for Intel 8086, the First x86 chip, Enters its 50th Year in 2027
Why x86 Zeroes a Register With `xor eax, eax`
💽
X86
Content type:
Blog
debasishg.github.io
·
3d
3 days ago
Actions for Why x86 Zeroes a Register With `xor eax, eax`
NVIDIA chip powers local AI workloads
💽
X86
edn.com
·
11h
11 hours ago
Actions for NVIDIA chip powers local AI workloads
The Return of Rigorous Full-System Timing Simulation
⚙️
OS
sigarch.org
·
2d
2 days ago
·
Hacker News
Actions for The Return of Rigorous Full-System Timing Simulation
Two Leaps to 1000 Tokens/s on a 1T-Parameter Model: On Inference Systems,
Execution
Boundaries, and
Co-Design
⚙️
OS
Content type:
Blog
tilert.ai
·
2d
2 days ago
·
Hacker News
Actions for Two Leaps to 1000 Tokens/s on a 1T-Parameter Model: On Inference Systems, Execution Boundaries, and Co-Design
Elasticsearch simdvec deep-dive: Walking the
memory
tightrope to 2x better vector throughput
⚙️
OS
Content type:
Blog
elastic.co
·
6d
6 days ago
Actions for Elasticsearch simdvec deep-dive: Walking the memory tightrope to 2x better vector throughput
How Will the AI IC Market Evolve Amid Rising Artificial Intelligence Adoption Through 2034?
🧭
BGP
Content type:
Blog
semiconinsights.blogspot.com
·
20h
20 hours ago
Actions for How Will the AI IC Market Evolve Amid Rising Artificial Intelligence Adoption Through 2034?
Exploiting GPU Tensor Cores from Java using Babylon [Juan Fumero]
💽
X86
openjdk.org
·
1d
1 day ago
·
r/java
Actions for Exploiting GPU Tensor Cores from Java using Babylon [Juan Fumero]
Q&A #86 (2026-06-10)
👨💻
Programming
Content type:
News
computerenhance.com
·
13h
13 hours ago
Actions for Q&A #86 (2026-06-10)
Intel's mysterious new datacenter GPU is what Nvidia's Rubin CPX nearly was
💽
X86
theregister.com
·
6d
6 days ago
Actions for Intel's mysterious new datacenter GPU is what Nvidia's Rubin CPX nearly was
grape/modules/common/plot/README.md at main · cvilas/grape
👨💻
Programming
Content type:
Code
github.com
·
14h
14 hours ago
·
r/cpp
Actions for grape/modules/common/plot/README.md at main · cvilas/grape
Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
⚙️
OS
paste.rs
·
5d
5 days ago
·
r/C_Programming
,
r/golang
,
r/netsec
Actions for Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
Intel introduced ‘the first processor in the x86 series and the first 8086 microprocessor’ on this day in 1978 —
CPU
was
designed
as a temporary substitute for the delayed iAPX 432 project
💽
X86
Content type:
News
tomshardware.com
·
2d
2 days ago
Actions for Intel introduced ‘the first processor in the x86 series and the first 8086 microprocessor’ on this day in 1978 — CPU was designed as a temporary substitute for the delayed iAPX 432 project
Graviton5’s improved
design
increases speed and energy efficiency — beyond Moore’s law
🐧
Linux
Content type:
Blog
amazon.science
·
14h
14 hours ago
·
Hacker News
Actions for Graviton5’s improved design increases speed and energy efficiency — beyond Moore’s law
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help