Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
Computer Architecture
💾 Computer Architecture
CPU, microarchitecture, instruction set, pipeline
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
165
posts in
6.9
ms
RISC-V
Targets Data Centers, Edge AI, Space
🖥️
Hardware Design
Content type:
News
eetimes.com
·
1d
1 day ago
Actions for RISC-V Targets Data Centers, Edge AI, Space
Fedora 44
RISC-V
Images Released, Including New "Omni" Kernel For Broader
RISC-V
Hardware Support
🖥️
Hardware Design
phoronix.com
·
3d
3 days ago
·
Cited by 1 article
Actions for Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support
Quantum Logic Codes: Complete Transversal Logical Clifford
Instruction
Sets for High-Rate Stabilizer Quantum Error Correcting Codes
🖥️
Hardware Design
Content type:
Academic
arxiv.org
·
15h
15 hours ago
Actions for Quantum Logic Codes: Complete Transversal Logical Clifford Instruction Sets for High-Rate Stabilizer Quantum Error Correcting Codes
(
PR
) NextSilicon to Productize Arbel
RISC-V
Core Into 64-Core Enterprise Processor for AI and HPC
🔀
Concurrency
techpowerup.com
·
2d
2 days ago
Actions for (PR) NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
2 to 4 cents Fortior FU75xx dual-core motor control MCU family combines 32-bit
RISC-V
core with 2nd-gen Motor Engine (ME2) core - CNX Software
🖥️
Hardware Design
Content type:
News
cnx-software.com
·
12h
12 hours ago
Actions for 2 to 4 cents Fortior FU75xx dual-core motor control MCU family combines 32-bit RISC-V core with 2nd-gen Motor Engine (ME2) core - CNX Software
"
RISC-V
Is Now"
🖥️
Hardware Design
Content type:
Video
youtube.com
·
3d
3 days ago
·
Hacker News
Actions for "RISC-V Is Now"
Linux 7.2 To Enable ESWIN SoC Support By Default For
RISC-V
Kernel Builds
🖥️
Hardware Design
lxer.com
·
1d
1 day ago
Actions for Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds
SpacemiT shows off usably quick
RISC-V
mini desktop
🖥️
Hardware Design
Content type:
News
theregister.com
·
2d
2 days ago
·
r/hardware
Actions for SpacemiT shows off usably quick RISC-V mini desktop
Best Fixed Cash
ISA
Rates UK 2026: Should You Even Fix?
🗄️
Databases
Content type:
Discussion
freedomisntfree.co.uk
·
3d
3 days ago
Actions for Best Fixed Cash ISA Rates UK 2026: Should You Even Fix?
The Tick-Tock AI Development Cycle.
🖥️
Hardware Design
wilsoniumite.com
·
2d
2 days ago
Actions for The Tick-Tock AI Development Cycle.
How to Comply with New EU Speed Limit Rules
⚡
Performance
Content type:
Blog
mapbox.com
·
4d
4 days ago
Actions for How to Comply with New EU Speed Limit Rules
Vortex expands open
RISC-V
graphics
🖥️
Hardware Design
jonpeddie.com
·
1d
1 day ago
Actions for Vortex expands open RISC-V graphics
Hebbia — One Page Website Award
🔍
Formal Methods
onepagelove.com
·
5h
5 hours ago
Actions for Hebbia — One Page Website Award
RISC-V
edge box packs dual GbE, CAN, and 4G/5G support
🖥️
Hardware Design
linuxgizmos.com
·
4d
4 days ago
Actions for RISC-V edge box packs dual GbE, CAN, and 4G/5G support
Openchip taps Baya Systems data-movement platform for
RISC-V
systems
🖥️
Hardware Design
siliconangle.com
·
1d
1 day ago
Actions for Openchip taps Baya Systems data-movement platform for RISC-V systems
Red Hat Releases Second Developer Preview Of RHEL 10 For
RISC-V
🔧
Low-Level Programming
phoronix.com
·
3h
3 hours ago
Actions for Red Hat Releases Second Developer Preview Of RHEL 10 For RISC-V
vpod:
RISC-V
Linux sandboxes running in WebAssembly for untrusted processes
🔀
Concurrency
Content type:
Code
github.com
·
1d
1 day ago
·
r/rust
Actions for vpod: RISC-V Linux sandboxes running in WebAssembly for untrusted processes
Open Source Hardware Certifications for May 2026
🖥️
Hardware Design
makezine.com
·
4d
4 days ago
Actions for Open Source Hardware Certifications for May 2026
How To Start Building Edge-Native AI
⚡
Performance
semiengineering.com
·
1d
1 day ago
Actions for How To Start Building Edge-Native AI
The Boot Chain of a
RISC-V
Board: From Silicon to Ubuntu 26.04
🖥️
Hardware Design
Content type:
Blog
blog.ludovic.dev
·
4d
4 days ago
·
Hacker News
,
Hacker News
Actions for The Boot Chain of a RISC-V Board: From Silicon to Ubuntu 26.04
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help