⚡ Hardware Acceleration - surajkadapa · Scour

CPUs, GPUs, and accelerators: The chips powering AI 🏗️Computer Architecture

aboutamazon.com·22h

Apple's success is running into a familiar problem: not enough chips 🔲CPU Architecture

techspot.com·4d

GPU Power Prediction Tool for AI Workloads (MIT, IBM) 🖥️GPU Computing

semiengineering.com·15h

Samsung's Q1 2026 earnings are insane, and your Galaxy phone barely helped 🖥️Operating Systems

androidcentral.com

·6d

Surfacing a 60% performance bug in cuBLAS ⚡Low-Latency Systems

kernelspace.substack.com·21h·Substack

Meta (META) Q1 2026 Earnings Call Transcript 🏗️Computer Architecture

AMD’s stock rises on surging demand for CPUs and GPUs for AI workloads ⚡Low-Latency Systems

siliconangle.com·10h

std::experimental::max (3) Linux Manual Page 🔒Memory Ordering

systutorials.com·6d

Recreating an Apple Lisa computer inside an FPGA 🧠FPGA Memory

blog.adafruit.com·1d

Location: Kronshagen, DE (Kiel / Hamburg area) Remote: Yes (working EU+US remote... ⚡Low-Latency Systems

news.ycombinator.com·3d·Hacker News

Replacing GPU Compute Dies With PNM-Enabled HBM Cubes For Long-Context Decode Attention (UCSD, Columbia, Yonsei U., NVIDIA, Samsung) 🧠FPGA Memory

semiengineering.com·15h

Intel is bringing a chip to every computing category at Computex. The last time it could do that, it was the company everyone was trying to catch. 🏗️Computer Architecture

thenextweb.com·13h

Intel at Computex 2026: Advancing the Next Era of AI-Driven Computing 🏗️Computer Architecture

newsroom.intel.com·19h

Meta Does Things Their Own Way (NASDAQ:META) 🎯BM25

seekingalpha.com

·4d

Part I: The first fully programmable GPUs—a review 🖥️GPU Computing

jonpeddie.com·1d

Hardware From Specifications Using AI 🔧HLS

semiengineering.com·5h

#342 Quick-fire 🎯Speculative Execution

publicpolicy.substack.com·3d·Substack

SMG: The Case for Disaggregating CPU from GPU in LLM Serving ⚡Low-Latency Systems

pytorch.org·16h·Hacker News

AMD Ryzen AI 435G APU appears on Geekbench with performance similar to the Ryzen 5 8600G 🔲CPU Architecture

tweaktown.com·1d

Nguyenidkskibidi/halo-aegis-core: Sub-nanosecond 10-layer SIMD bitboard and JPS+ navigation engine for autonomous robotics. Engineered for extreme safety and zero-latency reaction in chaotic rescue missions across ARM NEON/SSE4 architectures. 🧠FPGA Memory

github.com·4d·r/cpp

Sign up or log in to see more results

Log in to enable infinite scrolling