Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🧱 Memory Allocators
Specific
allocator, jemalloc, mimalloc, arena, slab allocator, heap
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
158782
posts in
14.9
ms
Ownership, borrowing,
lifetimes
, parallel programming and
unnecessary
complexity
⚙️
Systems Programming
ziggit.dev
·
3d
A Full-Stack Performance Evaluation Infrastructure for
3D-DRAM-based
LLM
Accelerators
💻
CPU Microarchitecture
arxiv.org
·
2d
Surelock
: Deadlock-Free
Mutexes
for Rust
⚡
Concurrency
news.ycombinator.com
·
20h
·
Hacker News
[Specification] The "Oracle-to-Action" Loop: JIT
Actuation
and the Hardware-Bound
Slasher
💻
CPU Microarchitecture
ethresear.ch
·
19h
Notes on
Rastair
, a variant and
methylation
caller
💻
Code Generation
deterministic.space
·
1d
the value of a performance
oracle
💻
CPU Microarchitecture
wingolog.org
·
5d
·
Lobsters
,
Hacker News
naresh-cn2/Axiom-Turbo-IO
: High-performance C-engine for parallel data processing. Parses 10M rows in
0.08s
using multithreaded mmap.
💻
CPU Microarchitecture
github.com
·
1d
·
DEV
Data
Oriented
Design by
example
(2017)
📐
Design Patterns
nikitablack.github.io
·
2d
·
Hacker News
RUSTSEC-2026-0088:
wasmtime
: Data leakage between pooling
allocator
instances
🔍
Abstract Interpretation
rustsec.org
·
3d
FEX
2604 Released With Better Memory Savings For Running x86_64 Apps/Games On
ARM64
💻
CPU Microarchitecture
phoronix.com
·
2d
PAX
: The Storage Engine Strikes Back
📊
Columnar Storage
mydbanotebook.org
·
6d
Advancing AI performance with
HBM4
,
SPHBM4
DRAM solutions
💻
CPU Microarchitecture
edn.com
·
2d
Solution
for a high performance data
lake
📊
Columnar Storage
beacon.maris.nl
·
1d
CppCon
2025 Back to Basics: Custom
Allocators
Explained - From Basics to Advanced -- Kevin Carpenter
⚙️
Systems Programming
isocpp.org
·
4d
April 10, 2026 (#4644)
🤝
AI-Assisted Coding
alvinashcraft.com
·
2d
Optimising a
Pipelined
RISC-V Core: From Naive Pipeline to
Near-Superscalar
Performance
💻
CPU Microarchitecture
mummanajagadeesh.github.io
·
5d
·
Lobsters
,
Hacker News
System Design 101: The
Architecture
Behind Large Scale
Applications
🏗️
System Design
medium.com
·
2d
Low-Rank Key Value Attention: Reducing
KV
Cache Memory and
Maintaining
Head Diversity
🧠
LLMs
fin.ai
·
2d
·
Hacker News
DEXTR
:
Deterministic
Execution Runtime for Hard Real-Time Linux Control
📋
Zero-Copy
zenodo.org
·
5d
·
Hacker News
F&S M.2 AI Accelerator Uses
NXP
Ara-240
for Edge Inference Workloads
⚙️
AI Engineering
linuxgizmos.com
·
2d
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help