One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon (opens in new tab)
Krste Asanović Chief Architect, RISC-V International Krste is chief architect for RISC-V and SiFive. A UC Berkeley professor working in the university's parallel computing lab under David Patterson, Krste co-created...
Read the original article