Feeds to Scour
SubscribedAll
Scoured 78270 posts in 280.2 ms
DevBench: A Realistic, Developer-Informed Benchmark for Code Generation Models
arxiv.org·18h
🚀Code Motion
Preview
Report Post
Uncertainty-Aware Gradient Signal-to-Noise Data Selection for Instruction Tuning
arxiv.org·18h
🔮CPU Branch Prediction
Preview
Report Post
How Static Analysis Can Expose Personal Data Hidden in Source Code
hackernoon.com·11h
🛡️Taint Analysis
Preview
Report Post
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·20h·
Discuss: DEV
🧠Memory Hierarchy
Preview
Report Post
Making an LSP for great good
thunderseethe.dev·23h·
Discuss: Lobsters, Hacker News
✨Gleam
Preview
Report Post
Soundness bugs in Rust libraries: can't live with 'em, can't live without 'em
docs.rs·7h·
Discuss: Hacker News
🔒Rust Borrowing
Preview
Report Post
Pavis: A Dumb Proxy for Boring Reloads
fabian4.site·7h·
Discuss: Hacker News
🦀MIR Optimization
Preview
Report Post
GNU C Language Manual
gnu.org·4h
🪄C Metaprogramming
Preview
Report Post
BPF Verifier State Pruning: Timeline
pchaigno.github.io·1d
🦀MIR Optimization
Preview
Report Post
LLMs Under Siege: The Red Team Reality Check of 2026
eddieoz.com·2h·
Discuss: Hacker News
📏Linear Memory
Preview
Report Post
Multi-Modal Program Verification in Velvet
proofsandintuitions.net·23h·
Discuss: Hacker News
🧮Theorem Provers
Preview
Report Post
Introducing VulHunt: A High-Level Look at Binary Vulnerability Detection
binarly.io·1d
📜Bytecode Interpreters
Preview
Report Post
Designing Better Compiler Diagnostics — Lessons from building Klar
dev.to·2d·
Discuss: DEV
🩺Compiler Diagnostics
Preview
Report Post
FlashAttention 4: Faster, Memory-Efficient Attention for LLMs
digitalocean.com·11h
🗺️Region Inference
Preview
Report Post
Rust async combinators for elegant and secure concurrency
kerkour.com·17h·
Discuss: r/rust
🪆Embedded DSLs
Preview
Report Post
Without benchmarking LLMs, you're likely overpaying 5-10x
karllorey.com·1d·
Discuss: Hacker News
📊Code Metrics
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·3h
🔧RISC-V
Preview
Report Post
Eight Principal Metrics to Consider in Timing Design
highfrequencyelectronics.com·1d
🔌Microcontrollers
Preview
Report Post
Graph-based refactor analysis for Go projects , Arbor v1.4
reddit.com·13h·
Discuss: r/golang
📊Call Graphs
Preview
Report Post
High-Availability Feature Flagging at Databricks
databricks.com·3h·
Discuss: Hacker News
🏰Capability Machines
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help