Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
ARM Architecture
💪 ARM Architecture
Processor Design, Cortex-M, Assembly, Low Power Computing
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
165
posts in
6.7
ms
RISC-V
Targets Data Centers, Edge AI, Space
🤖
Programmming Language, AI, Hardware, Embedded
Content type:
News
eetimes.com
·
1d
1 day ago
Actions for RISC-V Targets Data Centers, Edge AI, Space
Fedora 44
RISC-V
Images Released, Including New "Omni" Kernel For Broader
RISC-V
Hardware Support
⚙️
Bare Metal
phoronix.com
·
3d
3 days ago
·
Cited by 1 article
Actions for Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support
Release v0.15.0-alpha.3 · UniClipboard/UniClipboard
💻
Zig, JavaScript, Microcontroller, Linux
Content type:
Code
github.com
·
19h
19 hours ago
Actions for Release v0.15.0-alpha.3 · UniClipboard/UniClipboard
I've been building x86 PCs for more than a decade, but I'm not sure my next
computer
will be one
⚙️
Bare Metal
xda-developers.com
·
5h
5 hours ago
Actions for I've been building x86 PCs for more than a decade, but I'm not sure my next computer will be one
Canonical Launches
ARM
Laptop Certification Program to Boost Ubuntu’s Next Generation of Mobile
Computing
💻
Zig, JavaScript, Microcontroller, Linux
linuxjournal.com
·
1d
1 day ago
Actions for Canonical Launches ARM Laptop Certification Program to Boost Ubuntu’s Next Generation of Mobile Computing
2 to 4 cents Fortior FU75xx
dual-core
motor control MCU family combines 32-bit
RISC-V
core
with 2nd-gen Motor Engine (ME2)
core
- CNX Software
🔧
C
Content type:
News
cnx-software.com
·
16h
16 hours ago
Actions for 2 to 4 cents Fortior FU75xx dual-core motor control MCU family combines 32-bit RISC-V core with 2nd-gen Motor Engine (ME2) core - CNX Software
Open Source Hardware Certifications for May 2026
🤖
Programmming Language, AI, Hardware, Embedded
makezine.com
·
4d
4 days ago
Actions for Open Source Hardware Certifications for May 2026
Linux 7.2 To Enable ESWIN SoC Support By Default For
RISC-V
Kernel Builds
⚙️
Bare Metal
lxer.com
·
1d
1 day ago
Actions for Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds
When JavaScript Isn't Fast Enough
💻
Zig, JavaScript, Microcontroller, Linux
napi.rs
·
7h
7 hours ago
·
DEV
Actions for When JavaScript Isn't Fast Enough
(
PR
) NextSilicon to Productize Arbel
RISC-V
Core
Into
64-Core
Enterprise Processor for AI and HPC
🤖
Programmming Language, AI, Hardware, Embedded
techpowerup.com
·
2d
2 days ago
Actions for (PR) NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
"
RISC-V
Is Now"
🔧
C
Content type:
Video
youtube.com
·
3d
3 days ago
·
Hacker News
Actions for "RISC-V Is Now"
SpacemiT shows off usably quick
RISC-V
mini desktop
🐹
TinyGo
Content type:
News
theregister.com
·
2d
2 days ago
·
r/hardware
Actions for SpacemiT shows off usably quick RISC-V mini desktop
Thincast Remote Desktop Client
🐹
TinyGo
flathub.org
·
12h
12 hours ago
Actions for Thincast Remote Desktop Client
RISC-V
edge box packs dual GbE, CAN, and 4G/5G support
🐹
TinyGo
linuxgizmos.com
·
4d
4 days ago
Actions for RISC-V edge box packs dual GbE, CAN, and 4G/5G support
Structural basis for chaperone-guided
assembly
of RNA-induced silencing complex
⚡
Zig
Content type:
Academic
nature.com
·
2d
2 days ago
·
Cited by 1 article
Actions for Structural basis for chaperone-guided assembly of RNA-induced silencing complex
Correct workflow for stage3 and stage 4 building, testing and debugging
⚡
Zig
ziggit.dev
·
1d
1 day ago
Actions for Correct workflow for stage3 and stage 4 building, testing and debugging
Quantized AI Inference on Constrained Embedded Platforms for Small-Satellite Settings
🤖
Programmming Language, AI, Hardware, Embedded
Content type:
Academic
arxiv.org
·
4d
4 days ago
Actions for Quantized AI Inference on Constrained Embedded Platforms for Small-Satellite Settings
Red Hat Releases Second Developer Preview Of RHEL 10 For
RISC-V
🔧
C
phoronix.com
·
7h
7 hours ago
Actions for Red Hat Releases Second Developer Preview Of RHEL 10 For RISC-V
Openchip taps Baya Systems data-movement platform for
RISC-V
systems
🐹
TinyGo
siliconangle.com
·
1d
1 day ago
Actions for Openchip taps Baya Systems data-movement platform for RISC-V systems
Release 0.0.49 · astral-sh/ty
🐹
TinyGo
Content type:
Code
github.com
·
20h
20 hours ago
Actions for Release 0.0.49 · astral-sh/ty
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help