Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🏗️ CPU Architecture
Pipeline Design, Branch Prediction, Cache Hierarchies, Superscalar
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
122695
posts in
1.06
s
RISC-V
Mentorship
Taught Me the RISC-V
ISA
Is Far More Than a Reference Manual
riscv.org
·
1d
🔬
RISC-V
Re: is c++ too much for a
beginner
?
forum.melonland.net
·
2d
🦀
Rust
Insight
:
ASIC
servers accelerate liquid cooling adoption, share set to surge in 2026
digitimes.com
·
3d
🔢
SIMD
rss.livelink.threads-in-node
: Choosing the Right Model in GitHub Copilot: A Practical Guide for Developers
techcommunity.microsoft.com
·
2d
📊
Performance Tools
How2Everything
: Mining the web to evaluate and improve LLMs on real-world
procedures
allenai.org
·
2d
·
Discuss:
Hacker News
📊
Performance Tools
New Generative
Paradigm
:
Drifting
Model
mail.bycloud.ai
·
1d
🧠
Memory Management
I Built a 6
BIPS
JIT
in Five Months
unlikelyemphasis.substack.com
·
6d
·
Discuss:
Substack
🧠
Memory Management
I got tired of
copying
AI output between tools, so I built a system to keep context
intact
miniloop.ai
·
1d
·
Discuss:
DEV
⚡
Zig
Uncached
buffered
IO [LWN.net]
lwn.net
·
1d
🧠
Memory Management
The Next Great Engineering
Frontier
: The Hidden
Complexity
of Physical AI
hackernoon.com
·
1d
🔧
FPGA
Sponsored
: The evolving AI data center: Options
multiply
, constraints grow, and infrastructure planning is even more critical
datacenterdynamics.com
·
2d
⚡
Zig
Kernel
Upgrades
trendhunter.com
·
2d
🐧
Linux
The Role of
Supervised
Fine-Tuning
in AI
hackernoon.com
·
2d
🔧
FPGA
Massive
leak
details Intel's 900-series Nova Lake
chipset
techspot.com
·
2d
💻
Computer Hardware
How to Build a Privacy-Preserving Federated Pipeline to Fine-Tune Large Language Models with
LoRA
Using Flower and
PEFT
marktechpost.com
·
2d
🧠
Memory Management
AMD's future 'Medusa Halo'
APUs
could use
LPDDR6
RAM — new leak suggests Ryzen AI MAX 500 series could have 80% more memory bandwidth
tomshardware.com
·
1d
💻
Computer Hardware
Performance
Tip
of the Week #72:
Optimizing
optimization
abseil.io
·
4d
🧠
Memory Management
Information Flow Verification Framework
Integrating
Static and
Formal
Verification Methods At The Pre-Silicon Stage (U. of Florida)
semiengineering.com
·
1d
⚡
Zig
**
Optimizing
Efficient Knowledge Graph Inference with
Tempor
dev.to
·
1d
·
Discuss:
DEV
🔀
Parallel Algorithms
Implementation of Polynomial
NP-Complete
Algorithms Based on the
NP
Verifier
Simulation Framework
arxiv.org
·
11h
🔀
Parallel Algorithms
Loading...
Loading more...
« Page 14
•
Page 16 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help