Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔌 RISC-V
Specific
Open ISA, Custom Instructions, Embedded Systems, Hardware Design
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
187248
posts in
18.3
ms
RISC-V
becomes
AI hardware’s open foundation
🖥️
Computer Architecture
jonpeddie.com
·
2d
Facilitating
Complex
SoC
Design Through Automation And Integration
🖥️
Operating System Design
semiengineering.com
·
19h
High AI performance: New
RISC-V
SBC
is a powerful Raspberry Pi 5 alternative
🖥️
Computer Architecture
notebookcheck.net
·
4d
The Problem with Open
Hardware
🖥️
Operating System Design
lemmy.zip
·
2h
openRuyi
— A Linux Distribution for
RISC-V
🖥️
Operating System Design
lemmy.ml
·
1d
RAG-Enhanced Kernel-Based
Heuristic
Synthesis (
RKHS
): A Structured Methodology Using Large Language Models for Hardware Design
🏗️
Compiler Design
arxiv.org
·
22h
MCUs
for ML,
PCB
Design, Impact of ISO 26262 on Embedded Software Design: Embedded Week Insights
🖥️
Operating System Design
embedded.com
·
6d
GLechevalier/nff
: This repo implements a bridge between hardware and claude code so that anyone can now program hardware fast using claude code
🚀
JIT Compilation
github.com
·
10h
·
r/embedded
The Final
Form
of Software Development
🏗️
Compiler Design
blog.zksecurity.xyz
·
1d
·
Lobsters
,
Hacker News
Veryl
0.20.0: logic synthesis and type inference are
supported
🔗
Linkers
veryl-lang.org
·
52m
·
Hacker News
Intel Launches Core Series 3
Processors
,
Boosting
Performance and Value
🖥️
Computer Architecture
smallbiztrends.com
·
7h
The
FPGA
Milestone That Let Engineers
Rewrite
Chips Like Software
🖥️
Computer Architecture
spectrum.ieee.org
·
2d
·
Hacker News
Banana Pi and
Radxa
introduce tiny
RISC-V
computers with up to 60 TOPS of AI performance
⚡
SIMD Programming
liliputing.com
·
6d
Play with Armbian on
R2S
|
fernvenue
's Blog
🖥️
Operating System Design
blog.fernvenue.com
·
3h
(PR)
JEDEC
Updates DDR5
MRDIMM
Standards with New Interface Logic, Expands Roadmap
🖥️
Computer Architecture
techpowerup.com
·
7h
Docker
on
RISC-V
: From Release to Production in 6 Days
🖥️
Operating System Design
riscv.org
·
2d
What CI/CD strategies work for embedded or
IoT
projects that
require
hardware testing?
⚡
Systems Performance
semaphore.io
·
15h
Difference between
revisions
of "Boot Time
Presentations
"
🖥️
Operating System Design
elinux.org
·
4d
Finding and Understanding Bugs in
FPGA
Place-and-Route
Engines
[video]
🖥️
Operating System Design
youtube.com
·
1d
·
Hacker News
My local
agentic
dev
setup
today
🔧
Developer Tooling
willemvandenende.com
·
12h
·
Hacker News
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help