Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
74757
posts in
271.0
ms
A general optimization framework for
mapping
local
transition-state
networks
nature.com
·
3d
⚓
Anchors
Both Intel and AMD have warned Chinese customers of delays on server CPU
shipments
, report says, as AI demand begins to eat into the
processor
market
pcgamer.com
·
3d
🎯
Intel CAT
Building a data
greenhouse
jmduke.com
·
2d
⚡
ClickHouse
Linting
intra-task concurrency and
FutureLock
farnoy.dev
·
4d
·
Discuss:
r/rust
🦀
Rust Async
Patriot
Viper
Elite 5 Ultra DDR5-6000
2x24GB
Review (Page 1 of 10)
aphnetworks.com
·
3d
💽
NVMe
The Hidden Cost of “Event-Driven Everything”: Why Most Systems Don’t Need
Kafka
(Yet)
dev.to
·
8h
·
Discuss:
DEV
📡
Event-Driven Architecture
Balancing FP8 Computation Accuracy and Efficiency on Digital CIM via Shift-Aware On-the-fly
Aligned-Mantissa
Bitwidth
Prediction
arxiv.org
·
3d
🧠
PIM
B+-Tree
Structure
: How Order Is
Maintained
at Scale
dev.to
·
1d
·
Discuss:
DEV
🌲
Btree
TimelyFreeze
: Adaptive Parameter Freezing Mechanism for Pipeline
Parallelism
arxiv.org
·
3d
📈
Differential Dataflow
Millets
: A practical memory-safety and thread-safety
experiment
eagledot.xyz
·
6d
·
Discuss:
Lobsters
,
Hacker News
🛡️
Memory Safety
Memory-Safe
Jule
language
emerges
as C/C++ alternative
thenewstack.io
·
2d
·
Discuss:
Hacker News
🍱
Nom
Production pain points and coordination patterns from building a
dual-orchestrator
(Claude + Kimi) system on Claude Code. 8 failure modes with specs and
invariants
.
gist.github.com
·
1d
·
Discuss:
Hacker News
🌀
Maelstrom
G.Skill Trident Z5 Neo RGB DDR5-6000
C34
2x64GB
Review: The Sweet Spot For 128GB
tomshardware.com
·
1d
🌊
Memory Bandwidth
Intel Core Ultra 5
250K
Plus Spotted in
Geekbench
with 18 Cores, 5.3 GHz
techpowerup.com
·
5h
💻
CPU Architecture
What Is
Z-Angle
Memory and Why Is Intel
Developing
It?
hpcwire.com
·
3d
·
Discuss:
Hacker News
⚡
Intel TSX
Intel reportedly dropping flagship Core Ultra 9
290K
Plus, leaving only two
Arrow
Lake Refresh chips
club386.com
·
7h
⚡
Intel TSX
— ### 1. Abstract The commercial viability of high‑density phase‑change memory (
PCM
) hinges on reliable data retention, high endurance, and low
switchi
...
freederia.com
·
3d
💾
PMem Programming
OFP
’s data server killers aiming for AI system scalability and efficiency
nirvana
blocksandfiles.com
·
8h
📋
Columnar Storage
Matching
the right LLM for your GPU feels like an art, but I finally
cracked
it
xda-developers.com
·
1d
💾
HBM
A hardware
SCSI
HDD
& CD-ROM emulator
zuluscsi.com
·
3d
🖥️
Emulation
Loading...
Loading more...
« Page 8
•
Page 10 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help