Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
76400
posts in
255.1
ms
Concurrency
Deep Dive: Memory Models, Lock-Free, and
RCU
dev.to
·
10h
·
Discuss:
DEV
🚧
Memory Barriers
Performance Tip of the Week #62:
Identifying
and reducing memory
bandwidth
needs
abseil.io
·
1h
🚀
Performance
KV-CoRE: Benchmarking Data-Dependent Low-Rank
Compressibility
of
KV-Caches
in LLMs
arxiv.org
·
1d
⚡
Cache Optimization
More
cores
didn't improve my
workflow
xda-developers.com
·
1h
🚀
Performance
Understanding LLM Inference
Engines
: Inside
Nano-vLLM
(Part 2)
neutree.ai
·
1d
·
Discuss:
Hacker News
📱
Edge AI
Designing a
Drift-Resistant
Memory System for LLMs
dev.to
·
1d
·
Discuss:
DEV
🔄
Hardware Transactional Memory
CUDA
Guide:
Workflow
for Performance Tuning
digitalocean.com
·
3d
🎮
SIMT Execution
Designing
energy-efficient AI chips: Why power must be an early
consideration
edn.com
·
2d
⚙️
CPU Microarchitecture
MicroBlaze
MCS Seven-Segment Counter on
Basys
3 FPGA
hackster.io
·
8h
🏗
Computer Architecture
— ### 1. Abstract The commercial viability of high‑density phase‑change memory (
PCM
) hinges on reliable data retention, high endurance, and low
switchi
...
freederia.com
·
2d
💾
PMem Programming
Proving Immediate Mode
GUIs
are
Performant
forrestthewoods.com
·
1h
📊
Performance Tools
A memory
fat
with
symbol
value
blegh.hopeisaprison.eu
·
1d
🏛️
Region-Based Memory
2026 Memory Chip Price Surge: Why
DRAM
and
NAND
Costs Are Rising So Fast
ponderwall.com
·
9h
·
Discuss:
r/Economics
🌊
Memory Bandwidth
What if your server was just a Service
Worker
?
shovel.js.org
·
6h
·
Discuss:
r/javascript
🏰
Tower
OSTEP
Chapters
6,7
muratbuffalo.blogspot.com
·
2d
·
Discuss:
Blogger
⚙️
Systems Programming
DDR4
vs. DDR5: a performance showdown of two gaming
PCs
club386.com
·
1d
🌊
Memory Bandwidth
Protecting
Triton
kernel deployments with
cryptographic
signatures
next.redhat.com
·
2d
🔒
Tetragon
I Built a 6
BIPS
JIT
in Five Months
unlikelyemphasis.substack.com
·
1d
·
Discuss:
Substack
⚙️
JIT Compilation
Concurrency Flavours --
Lucian
Radu
Teodorescu
: Standard C++
isocpp.org
·
3d
🔄
Concurrency
The Role Of Embedded
Processors
In
Enabling
Smarter Wireless Devices
semiengineering.com
·
2d
🔌
Embedded Systems
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help