Feeds to Scour
SubscribedAll
Scoured 72709 posts in 1.75 s
ReRAM has reentered the chat, with high-profile manufacturing deal positioning it as the 'successor to flash memory'
pcgamer.com
·22h
Intel TSX
Preview
Report Post
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·1d·
Discuss: DEV
🧩mimalloc
Preview
Report Post
datahaven-xyz/datahaven: An EVM compatible Substrate chain, powered by StorageHub and secured by EigenLayer
github.com·6h
🎚️Tiered Storage
Preview
Report Post
Memory layout matters: Reducing metric storage overhead by 4x in a Rust TSDB
baarse.substack.com·17h·
Discuss: r/rust
🏛️Region-Based Memory
Preview
Report Post
Klara’s Expert Perspective on OpenZFS in 2026 and What to Expect Next
klarasystems.com·14h
🎚️Tiered Storage
Preview
Report Post
SplittingSecrets: A Compiler-Based Defense for Preventing Data Memory-Dependent Prefetcher Side-Channels
arxiv.org·1d
🚀Software Prefetching
Preview
Report Post
Basic Memory
basicmemory.com·2d
🧠Memory Models
Preview
Report Post
ANN v3: 200ms p99 query latency over 100 billion vectors
turbopuffer.com·1d·
Discuss: Hacker News
🌊Memory Bandwidth
Preview
Report Post
SST and UMC Qualify Automotive ESF4 Memory
embedded.com·2d
Intel TSX
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·12h
RISC-V
Preview
Report Post
Inside Sandisk’s transformation from thumb drive dinosaur to the hottest trade in AI
sherwood.news·16h
💽NVMe
Preview
Report Post
Atomic I/O letters column #122
dansdata.com·1d
📋Columnar Storage
Preview
Report Post
A Novel Side-channel Attack That Utilizes Memory Re-orderings (U. of Washington, Duke, UCSC et al.)
semiengineering.com·14h
🔄Hardware Transactional Memory
Preview
Report Post
This cheap adapter might solve your RAM crisis
xda-developers.com·8h
Intel TSX
Preview
Report Post
DiskCache: Disk Backed Cache — DiskCache 5.6.1 documentation
grantjenks.com·1d
💾Cache Design
Preview
Report Post
Build Your Own Key-Value Storage Engine—Week 6
read.thecoder.cafe·19h
#️⃣Hash Tables
Preview
Report Post
Silicon $T$-center hyperfine structure and memory protection schemes
link.aps.org·1d
🔄Hardware Transactional Memory
Preview
Report Post
Memory semiconductor supercycle set to run through 2028
blocksandfiles.com·17h·
Discuss: Hacker News
🔄Hardware Transactional Memory
Preview
Report Post
Lambda Durable Functions - Keeping your Payloads Secure
dev.to·6h·
Discuss: DEV
📋etcd
Preview
Report Post
Qualcomm QCS6490-based 3.5″SBC supports Yocto, Ubuntu, and Windows on Arm
linuxgizmos.com·16h·
Discuss: r/SBCs
🔢Intel AMX
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help