Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
⚡ SIMD
Vectorization, AVX, SSE, Parallel Processing
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
462964
posts in
2.53
s
Pushing the
Packed
SIMD
Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com
·
3w
⚙️
Compilers
SIMD started it,
SIMT
improved
it
jonpeddie.com
·
2w
🎨
Computer Graphics
Strassen
's
matmul
with AVX 512 kernel
martianlantern.github.io
·
2w
·
Discuss:
Hacker News
📐
Linear Algebra
AVX-512
: First Impressions on Performance and
Programmability
news.ycombinator.com
·
3w
·
Discuss:
Hacker News
🧠
CPU Architecture
Python⇒Speed: Speeding up
NumPy
with
parallelism
pythonspeed.com
·
2w
·
Discuss:
Hacker News
⚙️
Compilers
Show HN: A
Deployable
Cross-Platform SIMD RNG Library for C++ (With
Bnchmks
)
news.ycombinator.com
·
3h
·
Discuss:
Hacker News
⚙️
Compilers
Glaze
is getting even faster – SIMD refactoring and crazy
whitespace
skipping in the works
github.com
·
2w
·
Discuss:
r/programming
⚙️
Compilers
The
Algebra
of Speed: Mathematical
Foundations
of Computational Performance
ttsugriy.github.io
·
3w
·
Discuss:
Hacker News
🧠
CPU Architecture
AsyncMesh
: Fully Asynchronous Optimization for Data and Pipeline
Parallelism
arxiv.org
·
1w
🧠
CPU Architecture
Fast Multiplication of
Normalized
16 bit Numbers with
SSE2
ssp.impulsetrain.com
·
3w
🔐
Cryptography
The Real
Tenstorrent
Tensix
Programming Model (FOSDEM 2026 draft)
clehaxze.tw
·
3w
⚙️
Compilers
Memory
Bandwidth
Napkin
Math
forrestthewoods.com
·
1w
🧠
CPU Architecture
My
Journey
through the
Anthropic
performance optimization challenge
medium.com
·
3w
🧠
CPU Architecture
Heterogeneous
Processing: A Strategy for
Augmenting
Moore's Law (2006)
linuxjournal.com
·
6d
·
Discuss:
Hacker News
🧠
CPU Architecture
simplex-micro/riscv-vector-primer
: A structured, open technical primer explaining the RISC‑V Vector Extension, with examples, diagrams, and chapter‑based documentation.
github.com
·
1w
·
Discuss:
Hacker News
🧠
CPU Architecture
CUDA
Guide:
Workflow
for Performance Tuning
digitalocean.com
·
1w
🧠
CPU Architecture
Running my
kernel
on real
hardware
kamkow1lair.pl
·
5d
·
Discuss:
Hacker News
🧠
CPU Architecture
Chasing 6+ TB/s: an
MXFP8
quantizer
on Blackwell
blog.fal.ai
·
2w
·
Discuss:
Hacker News
🧠
CPU Architecture
Boost Matrix
Multiplication
Performance with Intel Xe Matrix Extensions (
XMX
)
intel.com
·
2w
·
Discuss:
Hacker News
🧠
CPU Architecture
Faster
Pseudorandom
Correlation Generators via
Walsh-Hadamard
Transform
eprint.iacr.org
·
1w
🔢
Number Theory
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help