Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
📊 RISC-V Vectors
Vector Extensions, SIMD Processing, Scalable Width, Open ISA
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
23127
posts in
1.09
s
The Best USB To
VGA
Converter
For The Job
hackaday.com
·
1d
🎬
Video Codecs
NUASM
— Neuro‑Universal‑ASM: The World's First Native Multi‑Language
Assembler
dev.to
·
4d
·
Discuss:
DEV
⚙️
Modern Assembly
"Core
Temp
" - Official Developer
Thread
.
forums.anandtech.com
·
2d
🔌
Operating system internals
Microsoft Vs.
Micron
: A Look At The
Rotation
Into Memory
seekingalpha.com
·
4d
🖥️
Hardware Architecture
Intel has
abandoned
its controversial "On Demand"
processor
technology
techspot.com
·
2d
🧲
RISC-V Archaeology
Gaming on an
Arduino
Uno
Q in Linux
hackaday.com
·
1d
⚡
Homebrew CPUs
TOPST
D3-G maker SBC is powered by
Telechips
TCT8050 “Dolphin3” Cortex-A72/A53/R5 automotive-grade SoC
cnx-software.com
·
2d
⚡
Homebrew CPUs
Ayaneo
Next 2 Windows handheld goes official with Ryzen AI Max+ 395 — also features massive 116
Whr
battery, and a starting price of $1,799
tomshardware.com
·
1d
🎮
GameBoy Architecture
Linux 7.0
Scheduler
Updates Land Time Slice Extension, Performance &
Scalability
Work
phoronix.com
·
1d
🔍
eBPF
Faster
AI Training
Unlocked
With New System For Massive Language Models
quantumzeitgeist.com
·
2d
🚀
SIMD Text Processing
From Lightweight CNNs to
SpikeNets
: Benchmarking Accuracy-Energy Tradeoffs with Pruned Spiking
SqueezeNet
arxiv.org
·
1d
🧠
Machine Learning
An introduction to
lockless
algorithms [
LWN.net
]
lwn.net
·
2d
⚡
Hardware Transactional Memory
AMD
openSIL
+
Coreboot
Being Ported To A Modern AM5 Consumer Motherboard
phoronix.com
·
2d
🧲
RISC-V Preservation
Beyond a Single
Queue
:
Multi-Level-Multi-Queue
as an Effective Design for
SSSP
problems on GPUs
arxiv.org
·
1d
⚡
Cache Coherence
Kernel-Level
Stealthy
Observation of
TTY
Streams
blog.cybervelia.com
·
1d
·
Discuss:
Hacker News
📺
VT100
Performance Tip of the Week #62:
Identifying
and reducing memory
bandwidth
needs
abseil.io
·
4d
💨
Cache Analysis
Building a Zero-Allocation,
SIMD-Accelerated
CSV
Parser
in Zig
peymanmo.com
·
2d
·
Discuss:
Hacker News
🚀
SIMD Text Processing
Pxlpal
on
CrowdSupply
crowdsupply.com
·
1d
·
Discuss:
Hacker News
⚙️
DIY Electronics
Show HN:
MEVA
, a desktop
Markdown
reader for AI-generated docs
usemeva.com
·
16h
·
Discuss:
Hacker News
📜
Manuscript Workflows
Show HN: Model Training Memory
Simulator
czheo.github.io
·
3d
·
Discuss:
Hacker News
🚀
SIMD Text Processing
Loading...
Loading more...
« Page 4
•
Page 6 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help