🐿️ ScourBrowse
LoginSign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
🔍 Chip Verification

RISC-V Testing, Hardware Validation, Formal Methods, SystemVerilog

LASA: Enhancing SoC Security Verification with LLM-Aided Property Generation
arxiv.org·1d
🔌Embedded Rust
PicoEMP: low-cost Electromagnetic Fault Injection (EMFI) tool
github.com·20h·
Discuss: Hacker News
🔌Microcontrollers
HW Security: Multi-Agent AI Assistant Leveraging LLMs To Automate Key Stages of SoC Security Verification (U. of Florida)
semiengineering.com·16h
💻Local LLMs
Memory Safety in Web Rust System Zero Cost Secure(1750885516953300)
dev.to·2h·
Discuss: DEV
🔌Embedded Rust
Why Binary Won and Nothing Else Even Got Close
b0a04gl.site·1d·
Discuss: Hacker News
⚙Risc-v
In which I write a library-quality B+ tree with the genies
tidyfirst.substack.com·8h·
Discuss: Substack
☁️Serverless Rust
I finally replaced the thermal paste on my graphics card, and I should've done it sooner
xda-developers.com·13m
⚡Hardware Acceleration
Black-Box Test Code Fault Localization Driven by Large Language Models and Execution Estimation
arxiv.org·19h
🔍Static Analysis
LLM-Aided Testbench Generation and Bug Detection for Finite-State Machines
arxiv.org·1d
🔍Query Compilers
Switch project, part 2 - Line Card
serd.es·1d·
Discuss: Hacker News
🍓single board computers
Shrinking the Generation-Verification Gap with Weak Verifiers
arxiv.org·1d
💻Local LLMs
Using OpenTelemetry to Diagnose a Critical Memory Leak
hackernoon.com·7h
🔬eBPF Monitoring
How to (Almost) solve cybersecurity once and for all
adaptive.live·1d·
Discuss: Hacker News
🔌Embedded Rust
Introduction to the DCJ11 , PDP-11 on a Chip
5volts.ch·2d·
Discuss: Lobsters, Hacker News
🍓single board computers
Machine Learning Fundamentals: accuracy with python
dev.to·1d·
Discuss: DEV
🏗️AI Infrastructure
Why Dyad?: A Perspective for Modelica Users
juliahub.com·8h·
Discuss: Hacker News
📐Data Modeling
C++ Seeding Surprises (2015)
pcg-random.org·7h·
Discuss: Hacker News
☁️Serverless Rust
How to Compile a Large Language Model (LLM) to RISC-V
siliscale.com·4d·
Discuss: Hacker News
🧩RISC-V
Microcontrollers: Getting Started
youtube.com·5d
🔌Microcontrollers
Learning High-Quality Latent Representations for Anomaly Detection and Signal Integrity Enhancement in High-Speed Signals
arxiv.org·1d
💻Local LLMs
Loading...Loading more...
AboutBlogChangelogRoadmap