Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🏗 Computer Architecture
RISC-V, Pipelining, Cache Optimization, Microcode
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
10027
posts in
108.7
ms
Heterogeneous
Processing: A Strategy for
Augmenting
Moore's Law (2006)
linuxjournal.com
·
8h
·
Discuss:
Hacker News
⚙️
CPU Microarchitecture
KV-CoRE: Benchmarking Data-Dependent Low-Rank
Compressibility
of
KV-Caches
in LLMs
arxiv.org
·
2d
🔁
Cache Coherence
Efficiency
and Performance
dev.to
·
1d
·
Discuss:
DEV
💻
Systems Programming
More
cores
didn't improve my
workflow
xda-developers.com
·
22h
⚙️
CPU Microarchitecture
How to Make Claude Code Better Every Time You Use It (Full System)
creatoreconomy.so
·
7h
🤖
AI Coding Tools
abdimoallim/alloc
: A header-only C allocator library
github.com
·
3h
·
Discuss:
Hacker News
,
r/C_Programming
🧠
Memory Allocators
OSTEP
Chapters
6,7
muratbuffalo.blogspot.com
·
3d
·
Discuss:
Blogger
⚙️
CPU Microarchitecture
I Built a 6
BIPS
JIT
in Five Months
unlikelyemphasis.substack.com
·
2d
·
Discuss:
Substack
⚙️
CPU Microarchitecture
Last Week on My Mac: Why E
cores
make Apple
silicon
fast
eclecticlight.co
·
13h
·
Discuss:
Hacker News
,
r/hardware
💪
ARM Architecture
Portable
C
Compiler
en.wikipedia.org
·
21h
·
Discuss:
Hacker News
🔨
Compilers
Unlocking core memories with
GoldSrc
engine and
CS
1.6 (2025)
danielbrendel.com
·
9h
·
Discuss:
Hacker News
☁️
Serverless Rust
The Rise of Local Speech
Recognition
oatmealapp.com
·
2h
·
Discuss:
Hacker News
🗣️
Speech Synthesis
InfraBuilder
: The
Deterministic
Hardware Architect
dev.to
·
14h
·
Discuss:
DEV
☁️
Serverless Rust
I hold a different opinion regarding the self-built
compilation
backend
ziggit.dev
·
14h
⚙️
LLVM
Retro PC breakthrough:
NVMe
SSD running on
Pentium
III via PCIe slot adapter
generationamiga.com
·
1d
⚙
Risc-v
Modern
Trends
In
Floating-Point
semiengineering.com
·
3d
⚙️
CPU Microarchitecture
Show HN: Model Training Memory
Simulator
czheo.github.io
·
11h
·
Discuss:
Hacker News
🏗️
AI Infrastructure
I
struggled
with system design until I learned these 114
concepts
newsletter.systemdesign.one
·
1d
🏗️
System Design
Why Real-Time Execution Is Now Expected in
Lakehouse
Architectures
singlestore.com
·
2d
⏱️
Async Runtime Design
From Prediction to
Compilation
: A Manifesto for
Intrinsically
Reliable AI
news.ycombinator.com
·
9h
·
Discuss:
Hacker News
🏗️
AI Infrastructure
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help