Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
RISC-V
⚡ RISC-V
Specific
Open ISA, Instruction Set, Custom Extensions, FPGA
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
86
posts in
10.1
ms
Show HN: Rscrypto 0.4 treats constant-time as a release gate
🏗
Computer Architecture
Content type:
Code
github.com
·
2d
2 days ago
·
Hacker News
Actions for Show HN: Rscrypto 0.4 treats constant-time as a release gate
SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge
RISC-V
SoC
🏗
Computer Architecture
Content type:
Academic
arxiv.org
·
3d
3 days ago
Actions for SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC
May 2026
Open
Hardware Certification Roundup
🖥️
Emulation
Content type:
News
hackster.io
·
4d
4 days ago
Actions for May 2026 Open Hardware Certification Roundup
OpenCV
5.0 Released With Rewritten DNN Engine, Built-In LLM & VLM Support
⚡
SIMD Optimization
phoronix.com
·
6d
6 days ago
·
Hacker News
·
Cited by 1 article
Actions for OpenCV 5.0 Released With Rewritten DNN Engine, Built-In LLM & VLM Support
ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards
🌳
Tree-sitter
Content type:
Academic
arxiv.org
·
4d
4 days ago
Actions for ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards
geohot/fromthetransistor: From the Transistor to the Web Browser, a rough outline for a 12 week course
©
C
Content type:
Code
github.com
·
3d
3 days ago
·
Hacker News
Actions for geohot/fromthetransistor: From the Transistor to the Web Browser, a rough outline for a 12 week course
Release 0.11.21 · astral-sh/uv
📦
uv
Content type:
Code
github.com
·
1d
1 day ago
Actions for Release 0.11.21 · astral-sh/uv
(PR) NextSilicon to Productize Arbel
RISC-V
Core Into 64-Core Enterprise Processor for AI and HPC
🏗
Computer Architecture
techpowerup.com
·
2d
2 days ago
Actions for (PR) NextSilicon to Productize Arbel RISC-V Core Into 64-Core Enterprise Processor for AI and HPC
Show HN: AutoGPU – AI designs a real 7nm GPU, from
Verilog
to GDSII
📐
Linear Algebra
Content type:
Code
github.com
·
3d
3 days ago
·
Hacker News
·
Cited by 1 article
Actions for Show HN: AutoGPU – AI designs a real 7nm GPU, from Verilog to GDSII
A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference
🏗
Computer Architecture
Content type:
Academic
arxiv.org
·
5d
5 days ago
Actions for A 65 nm Trustworthy Hypoglycemia Forecasting Engine Achieving 11.3 nJ per Inference
ArturR0k3r/AkiraOS: AkiraOS is a modular, security-focused embedded platform for resource-constrained devices. Built on Zephyr RTOS with WebAssembly (WASM) runtime support and OCRE container technology
🔌
ESP32
Content type:
Code
github.com
·
4d
4 days ago
·
Hacker News
·
Cited by 1 article
Actions for ArturR0k3r/AkiraOS: AkiraOS is a modular, security-focused embedded platform for resource-constrained devices. Built on Zephyr RTOS with WebAssembly (WASM) runtime support and OCRE container technology
Linux 7.2 To Enable ESWIN SoC Support By Default For
RISC-V
Kernel Builds
🏗
Computer Architecture
phoronix.com
·
2d
2 days ago
Actions for Linux 7.2 To Enable ESWIN SoC Support By Default For RISC-V Kernel Builds
« Page 2
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help