🔲 CPU Architecture - surajkadapa · Scour

AMD and Intel partner to deliver AI performance advancement ⚡Hardware Acceleration

networkworld.com·1d

Performance Predictability in Heterogeneous Memory 🔁Cache Coherence

danglingpointers.substack.com·21h·Substack

Intel Core 9 273PQE with 12 P-cores beats Core i9-14900K in several gaming tests 🏗️Computer Architecture

videocardz.com·1d

From Standards To Systems: The Chiplet Era On Arm ⚡Hardware Acceleration

semiengineering.com·6d

SMG: The Case for Disaggregating CPU from GPU in LLM Serving ⚡Low-Latency Systems

pytorch.org·13h·Hacker News

.NET R&D Digest (April, 2026) 🗄️Database Internals

olegkarasik.wordpress.com·1d

China claims to have developed the world's first AI-designed processor — LLM turned performance requests into CPU architecture 🤖AI

Architecture 🏗️Computer Architecture

docs.kreuzcrawl.kreuzberg.dev·6d

First benchmarks emerge for AMD Ryzen AI 5 435G AM5 desktop APU ⚡Hardware Acceleration

kitguru.net·1d

Programming The ESP32 RISC In C 📡Linux Signals

i-programmer.info·18h

Enhancing Performance Insight at Scale: A Heterogeneous Framework for Exascale Diagnostics ⚡Performance Engineering

Show HN: One container. 4 cores. Hybrid search. 10k concurrent users? ⚡Performance

amgix.io·1d·Hacker News

AMD Preps Linux For CPPC HighestFreq Feature Coming With Future ACPI Spec ⚡Low-Latency Systems

phoronix.com·22h·r/linux

Intel prioritizes Xeon; CPU shortage opens door for AMD and MediaTek ⚡Low-Latency Systems

digitimes.com·5d

How to Build a High-Performance MCP Server on Azure Functions 🐹Go Runtime

niravraval.com·2d·Hacker News

Broadcom Helps CPU And XPU Makers Go Vertical With Compute ⚡Hardware Acceleration

nextplatform.com·16h

cpuset (7) Linux Manual Page 💾CPU Caching

systutorials.com·3d

Tested: The smartest work laptop chip of 2026 came out in 2024 🏗️Computer Architecture

pcworld.com·20h

When benchmarks go bad - what I learned from measuring performance wrong ⚡Performance Engineering

hollycummins.com·2d

Pre-Silicon Verification and Validation Methodology Targeting Robust RISC-V Chip Designs (BSC) 🔧HLS

semiengineering.com·13h

Log in to enable infinite scrolling