🔁 Cache Coherence - surajkadapa · Scour

A Certain Caliginosity Dumbass (Raildex SI) 📝ext4 Journaling

forums.spacebattles.com·4d

Replacing GPU Compute Dies With PNM-Enabled HBM Cubes For Long-Context Decode Attention (UCSD, Columbia, Yonsei U., NVIDIA, Samsung) 🧠FPGA Memory

semiengineering.com·13h

Fitting LLMs on Self-Hosted GPUs ⚡Low-Latency Systems

GCC 16 debuts C++20 by default, adds Algol 68 and boosts diagnostics 🔧Compilers

alternativeto.net·5d

System design, distributed systems, and the layers underneath 📐Data-Oriented Design

toolkit.whysonil.dev·1d·Hacker News, r/compsci, r/programming, r/webdev

BoxLang AI Deep Dive — Part 6 of 7: Memory Systems & RAG — Building AI That Remembers 💾Persistent Memory

ADRs as a Team Habit: The Fastest Path to Better Engineering Decisions ⚡Performance Engineering

npmjs.com·6d·DEV

Affinity Tailor: Dynamic Locality-Aware Scheduling at Scale 📐Data-Oriented Design

SPEC CPU 2026 in Detail – Why the Most Important CPU Benchmark Did Not Simply Get Bigger ⚡Hardware Acceleration

igorslab.de·1d

SMG: The Case for Disaggregating CPU from GPU in LLM Serving ⚡Low-Latency Systems

pytorch.org·13h·Hacker News

SPEC Consortium Releases SPEC CPU 2026 Benchmark Suite: The Next Decade of CPU Benchmarking 📦CPU Caches

servethehome.com·13h

Direct I/O for Cassandra Compaction: Cutting p99 Read Latency by 5x 🗄️Database Internals

lightfoot.dev·23h·Hacker News

New server-focused SPEC CPU 2026 benchmarking suite has results for a Raspberry Pi 5 — updated tools feature more tests and can run a wide range of systems ⚡Hardware Acceleration

tomshardware.com

·1d

Seven principles of real memory for AI agents 🌲LSM Trees

·2h·DEV

smem (8) Linux Manual Page 📄Page Tables

systutorials.com·3d

On benchmarking ⚡Performance

planetscale.com·1d·Hacker News

EMiX: Emulating Beyond Single-FPGA Limits ⚡Hardware Acceleration

Using Tokio for CPU-Bound Tasks (Works Really Well) 🐹Go Runtime

youtube.com·11h·Lobsters

Enabling A Critical Phase in SoC Development 🔧HLS

semiengineering.com·2h

Next-gen MRDIMM standard nears completion targeting 12,800 MT/s DDR5 transfer rates for AI and data center workloads 🧠FPGA Memory

techspot.com·1d

Log in to enable infinite scrolling