RISC-V International · Scour

NEW COURSE COMING SOON: Porting Software to RISC-V (LFD 114)

RISC-V set to announce 25% market penetration — open-standard ISA is ahead of schedule, securing fast-growing silicon footprint

EE Times: Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have

EE Times: Why RISC-V + Blockchain Is the Conversation I’ve Been Waiting to Have

IoT MCU market: $7 billion opportunity by 2030, driven by industrial and edge AI

IoT MCU market: $7 billion opportunity by 2030, driven by industrial and edge AI

Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project

Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project

Quintauris and Lauterbach Elevate RISC-V Debug & Trace Capabilities for Automotive

RISC-V International Newsletter – October 2025

Quintauris Reunites the Spanish RISC-V Ecosystem in Granada

Podcast EP309: The State of RISC-V and the Upcoming RISC-V Summit with Andrea Gallo

Codasip RISC-V processors certified up to ASIL-D

Codasip announces RISC-V processors now certified up to ASIL-D

Quintauris-Everspin partnership targets dependable open-standard processors for car industry

Quintauris-Everspin partnership targets dependable open-standard processors for car industry

A RISC-V based accelerator for Post Quantum Cryptography

A RISC-V based accelerator for Post Quantum Cryptography

RISC-V Acceleration for Deep Learning at the Edge

RISC-V Acceleration for Deep Learning at the Edge

Log in to enable infinite scrolling