Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
⚡ Cache Optimization
Data Locality, Cache-Friendly Code, Memory Hierarchy, Performance
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
81653
posts in
828.9
ms
When 20
Watts
Beats 20
Megawatts
dev.to
·
1d
·
Discuss:
DEV
🗺️
Region Polymorphism
Real world
scenario
of
refactoring
legacy code to strategy & chain of responsibility patterns
dev.to
·
11h
·
Discuss:
DEV
🔀
Control Structures
FlashBlock
: Attention
Caching
for Efficient Long-Context Block Diffusion
arxiv.org
·
3d
⚡
Cache-Aware Algorithms
HyperOffload
: Graph-Driven Hierarchical Memory Management for Large Language Models on
SuperNode
Architectures
arxiv.org
·
6d
🧠
Memory Hierarchy
One Big
RAID
10 – A New
Standard
in Server Storage
smbitjournal.com
·
3d
📁
File Systems
What Is
Z-Angle
Memory and Why Is Intel
Developing
It?
hpcwire.com
·
4d
·
Discuss:
Hacker News
⚡
Zig
Efficient
Benchmarking
of
Logical
Magic State
link.aps.org
·
4d
⚡
Interpreter Optimization
B-tree
Ordered
Containers
abseil.io
·
2d
🌳
B+ Trees
Memory Costs Are
Reshaping
the Smartphone
SoC
Landscape
appleworld.today
·
6d
💾
IoT Allocators
Protecting
Triton
kernel deployments with
cryptographic
signatures
next.redhat.com
·
4d
💾
Caching Compilers
Why Comparing
SoC
Specs Alone Is
Misleading
(And What Actually Matters)
cpuscores.com
·
4d
·
Discuss:
DEV
⚡
Performance
Postgres
performance at any scale
pganalyze.com
·
4d
📈
Query Optimization
llOOPy
lOOPs (Dave
Jarvis
)
dave.autonoma.ca
·
3d
🤐
Zipper Structures
Tip
of the Week #143: C++11
Deleted
Functions (<code>= delete</code>)
abseil.io
·
2d
🔧
Scheme Macros
The control
layer
for AI
blog.dottxt.ai
·
3d
·
Discuss:
Hacker News
🔀
Control Structures
The AI data center boom could
cause
a Nintendo Switch 2 memory
shortage
scientificamerican.com
·
4d
🧠
Memory Ordering
Why RAG Failed Us for
SRE
and How We Built Dynamic Memory
Retrieval
Instead
drdroid.io
·
3d
·
Discuss:
Hacker News
🧠
Memory Ordering
Concurrency Flavours --
Lucian
Radu
Teodorescu
: Standard C++
isocpp.org
·
5d
🔗
Concurrency Primitives
Training language models on
TPUs
shouldn't be
scary
dogac.dev
·
4d
·
Discuss:
Hacker News
⚡
Tokenizer Optimization
Show HN: C discrete event SIM w
stackful
coroutines runs 45x faster than
SimPy
github.com
·
6d
·
Discuss:
Hacker News
⏲️
Embedded GC
Loading...
Loading more...
« Page 14
•
Page 16 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help