Instruction Set Architecture, Compiler Backends, Open Hardware, Cross-Compilation

Feeds to Scour
SubscribedAll
Scoured 77948 posts in 338.3 ms
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·10h
💾Allocator Design
Preview
Report Post
Pushing the Packed SIMD Extension Over the Line: An Update on the Progress of Key RISC-V Extension
semiwiki.com·1d
🔀SIMD Programming
Preview
Report Post
Uncertainty-Aware Gradient Signal-to-Noise Data Selection for Instruction Tuning
arxiv.org·1d
💓Live Variable Analysis
Preview
Report Post
Every Mini PC & SFF Hardware Announced at CES 2026
williamlam.com·14h
🖥️Minimal VMs
Preview
Report Post
Everyone deserves a better computer | Ahead Computing
aheadcomputing.com·13h·
Discuss: Hacker News
🔀SIMD Programming
Preview
Report Post
Multi-Partner Project: COIN-3D -- Collaborative Innovation in 3D VLSI Reliability
arxiv.org·46m
⏲️Embedded GC
Preview
Report Post
1 MPLAB® Harmony 3 Reference Applications for SAM MCUs Overview
onlinedocs.microchip.com·6h
🔌Microcontrollers
Preview
Report Post
Rust vs C++: A Comparison
dev.to·22h·
Discuss: DEV
🏗️Cranelift
Preview
Report Post
Computer-on-Modules for an efficient entry into rugged embedded edge AI applications
einpresswire.com·1d
⏲️Embedded GC
Preview
Report Post
Addressing Critical Tradeoffs In NPU Design
semiengineering.com·21h
🏰Capability Machines
Preview
Report Post
Linux Finally Retiring HIPPI: The First Near-Gigabit Standard For Networking Supercomputers
phoronix.com·4h
🌱Forth Kernels
Preview
Report Post
There's a secret computer inside your computer
xda-developers.com·8h
Instruction Fusion
Preview
Report Post
AheadComputing lands $30M to build RISC-V processors for AI data centers
siliconangle.com·15h
Instruction Fusion
Preview
Report Post
Memory Addressing and Memory Mapped I/O | by Tom Herbert | Jan, 2026
medium.com·2d
💾Allocator Design
Preview
Report Post
riscv
forums.fedoraforum.org·4d
💪ARM64 Backend
Preview
Report Post
Show HN: BackBuild – A framework for sequencing complex software delivery
arcaned.co·18h·
Discuss: Hacker News
🔄Incremental Compilation
Preview
Report Post
Intel axes 12th Gen Alder Lake and 4th Gen Xeon Sapphire Rapids — final orders for Intel's first hybrid CPUs end in just a few months
tomshardware.com
·12h·
Discuss: r/technews
🏗️CPU Architecture
Preview
Report Post
(PUBLIC) Building a better Go linker
docs.google.com·17h·
Discuss: Hacker News
🤖Embedded Go
Preview
Report Post
Syslogic offers cm-accurate expansion board for embedded computers
gpsworld.com·7h
🔌Microcontrollers
Preview
Report Post
Power-Efficient Processor Leverages Novel Dataflow Architecture
electronicdesign.com·2d·
Discuss: r/embedded
📦Compact Data
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help