Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
112263
posts in
429.0
ms
A
crossbar
chip for benchmarking semiconductor spin
qubits
nature.com
·
22h
⚛️
Quantum Computing
Quectel
Edge Compute roadmap:
QCS8550
Wi-Fi 7 modules and Dragonwing Q-8750 77 TOPS
armdevices.net
·
11h
🔌
Embedded Systems
Influence of component
arrangement
on thermal management in
immersion-cooled
server boards
sciencedirect.com
·
21h
🧩
Cache Partitioning
Nvidia’s new
technique
cuts LLM reasoning costs by 8x without losing
accuracy
venturebeat.com
·
11h
🚀
Milvus
Live Update
Orchestrator
— The Linux Kernel
documentation
docs.kernel.org
·
1d
🐧
Linux
Samsung: "Expanding CPU Capabilities for On-device AI with Arm
SME2
[as implemented in the
Exynos
2600]"
semiconductor.samsung.com
·
2d
·
Discuss:
r/hardware
⚡
Hardware Acceleration
Anubis
OSS
— Local LLM Benchmarking for Apple Silicon
devpadapp.com
·
3d
·
Discuss:
r/opensource
⚙️
Performance Profiling
MPSpeed
: Implementing and Optimizing
MPC-in-the-Head
Digital Signatures in Hardware
eprint.iacr.org
·
3d
🚀
Superoptimization
Optimizing the
MongoDB
Java Driver: How minor
optimizations
led to macro gains
linkedin.com
·
1d
·
Discuss:
DEV
📄
FlatBuffers
Memory
Bandwidth
Napkin
Math
forrestthewoods.com
·
5d
🌊
Memory Bandwidth
Quick
Stack
Tiedown
artlu.bearblog.dev
·
1d
🏗️
Cranelift
I did this instead of adding a metadata
vdev
to my
ZFS
pool, and everything got faster
xda-developers.com
·
14h
💾
ZFS
cysqlite
—a new
sqlite
driver
simonwillison.net
·
1d
🗄️
SQLite Internals
Scaling llama.cpp On
Neoverse
N2: Solving
Cross-NUMA
Performance Issues
semiengineering.com
·
1d
🧩
mimalloc
I Made a MCP for
Contextual
Memory for
IDE
's
dalexor.com
·
1d
·
Discuss:
r/SideProject
🧩
mimalloc
More details of an extra big Intel Nova Lake '
bLLC
' CPU die with added cache and designed to take on AMD's
X3D
chips emerge
pcgamer.com
·
1d
🔢
Intel AMX
Intel "Nova Lake" Compute
Tile
Die-sizes
Surface
techpowerup.com
·
1d
🏗️
CPU Cache Topology
BlaiseLM/gocache
: A thread-safe, network-accessible LRU cache server written in Go.
github.com
·
1d
·
Discuss:
r/golang
🧵
Lightweight Threads
Bitsum
. Real-time
CPU
Optimization and Automation
bitsum.com
·
1d
📍
CPU Pinning
Memgraph
3.8 is Out: Atomic
GraphRAG
+ Vector Single Store With Major Performance Upgrades
memgraph.com
·
16h
·
Discuss:
Hacker News
🚀
Milvus
Sign up or log in to see more results
Sign Up
Login
« Page 2
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help