Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
73071
posts in
411.9
ms
Constrained parallel
tempering
in
traveling-salesman
problems with circular neighborhoods
link.aps.org
·
2d
📮
Multi-producer Queues
Linting
intra-task concurrency and
FutureLock
farnoy.dev
·
5d
·
Discuss:
r/rust
🦀
Rust Async
Patriot
Viper
Elite 5 Ultra DDR5-6000
2x24GB
Review (Page 1 of 10)
aphnetworks.com
·
3d
💽
NVMe
NUASM
— Neuro‑Universal‑ASM: The World's First Native Multi‑Language
Assembler
dev.to
·
2d
·
Discuss:
DEV
🏗️
NUMA
When
RL
Meets Adaptive
Speculative
Training: A Unified Training-Serving System
arxiv.org
·
1d
📦
Folly
Enhancement
on
Caching
and Service Workers
dev.to
·
2d
·
Discuss:
DEV
💾
Cache Design
System-Level Isolation for
Mixed-Criticality
RISC-V
SoCs
: A "World" Reality Check
arxiv.org
·
4d
🎲
Hardware Branch Prediction
How I
squeezed
a
BERT
sentiment analyzer into 1GB RAM on a $5 VPS
mohammedeabdelaziz.github.io
·
2d
·
Discuss:
Hacker News
📱
Edge AI
OFP
’s data server killers aiming for AI system scalability and efficiency
nirvana
blocksandfiles.com
·
18h
📋
Columnar Storage
Matching
the right LLM for your GPU feels like an art, but I finally
cracked
it
xda-developers.com
·
2d
💾
HBM
A hardware
SCSI
HDD
& CD-ROM emulator
zuluscsi.com
·
4d
🖥️
Emulation
Intel Appears To Have Quietly
Sunset
"On Demand" Software
Defined
Silicon
phoronix.com
·
1d
·
Discuss:
Hacker News
⚡
Intel TSX
Import AI 444: LLM
societies
; Huawei makes kernels with AI;
ChipBench
jack-clark.net
·
15h
💬
Prompt Engineering
Why Large Language Models Make Terrible
Compilers
— And Why the Industry Keeps Trying
Anyway
webpronews.com
·
3d
📊
Profile-Guided Optimization
Claude's C
Compiler
vs.
GCC
harshanu.space
·
2d
·
Discuss:
Lobsters
,
Hacker News
🔗
GCC Link-Time Optimization
hsutter/cppfront
: A personal experimental C++ Syntax 2 -> Syntax 1 compiler
github.com
·
18h
🔨
Incremental Compilation
What I
wish
I
knew
before building a vibe coding platform
imagine.dev
·
3d
·
Discuss:
Hacker News
📝
Poem
DDR4
vs. DDR5: a performance showdown of two gaming
PCs
club386.com
·
3d
🌊
Memory Bandwidth
The Risk of Not
Optimizing
Clock
Power
semiwiki.com
·
3d
🎲
Hardware Branch Prediction
This industrial cooling setup keeps AMD's $12,000 96-core
Threadripper
Pro
9995WX
cool at 5.3 GHz
techspot.com
·
1d
🏗
Computer Architecture
Loading...
Loading more...
« Page 10
•
Page 12 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help