Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
74637
posts in
288.2
ms
Home
NAS
build
evanhoffman.com
·
4d
🏠
Self-hosting
Efficient
Benchmarking
of
Logical
Magic State
link.aps.org
·
4d
✅
Model Checking
MeKi
: Memory-based Expert Knowledge Injection for Efficient LLM
Scaling
arxiv.org
·
5d
🦙
Ollama
UDP
vs. TCP in Multiplayer Gaming: State
Synchronization
and Lag Compensation
systemdr.substack.com
·
4d
·
Discuss:
r/programming
📡
QUIC Loss Detection
Building a Python Hardware info tool with
GitHub
Copilot
github.com
·
4d
·
Discuss:
DEV
📡
Intel PMT
Flexible
kirigami
microelectrode
arrays for neuronal activity recordings in non-human primate brains
nature.com
·
4d
🧠
PIM
A few
CPU
hardware
bugs
taricorp.net
·
5d
·
Discuss:
Lobsters
,
Hacker News
🛡️
Intel CET
Memory Costs Are
Reshaping
the Smartphone
SoC
Landscape
appleworld.today
·
6d
🏷️
Memory Tagging
Why do we use
async-await
in our Code
furotmark.github.io
·
6d
·
Discuss:
Hacker News
🔄
Concurrency
MCP Transport: Architecture,
Boundaries
, and Failure
Modes
pgedge.com
·
4d
·
Discuss:
Hacker News
🔌
gRPC
tarek-clarke/resilient-rap-framework
: To test the
viability
of a resilient analytical pipeline for clinical and sports health telemetry
github.com
·
4d
·
Discuss:
Hacker News
📡
SonarQube
Optimized Bayesian Dynamic
Decoupling
Sequences
for Spin‑Bath Mitigation in Nitrogen‑Vacancy Centers: A Hybrid Experimental–Machine‑Learning Framework —...
freederia.com
·
4d
⚛️
Quantum Computing
[$]
Modernizing
swapping
: the end of the swap map
lwn.net
·
4d
🔐
Futexes
## Scalable, Adaptive Decoding of Neural
Intentions
through Multi-Modal Fusion and Predictive Sequence Modeling for Enhanced
BCI
Communication Speed and Accuracy
freederia.com
·
4d
🤖
Cyberpunk
New AMD docs show its next-gen Zen 6 CPUs will adopt Intel's '
FRED
'
interrupt
handling and could point to a major architectural overhaul
pcgamer.com
·
5d
⚙️
CPU Microarchitecture
Intel
ISPC
1.30 Released With
AMX
Support Added To The Standard Library
phoronix.com
·
4d
🔢
Intel AMX
D-Legion: A Scalable Many-Core Architecture for Accelerating Matrix
Multiplication
in
Quantized
LLMs
arxiv.org
·
20h
🧮
Intel MKL-DNN
A
Journey
into Understanding the
IDE
Bus
crowdsupply.com
·
5d
·
Discuss:
Hacker News
💾
Retro Computing
Integrating
Coverity
static analysis with
Bazel
tweag.io
·
5d
·
Discuss:
Lobsters
🔨
Bazel
Accelerating Long-Context Model Training in
JAX
and
XLA
developer.nvidia.com
·
6d
🤖
TVM
Loading...
Loading more...
« Page 18
•
Page 20 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help