Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
You're currently offline. Some features may not work.
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
74721
posts in
543.9
ms
DualMap
: Enabling Both Cache
Affinity
and Load Balancing for Distributed LLM Serving
arxiv.org
·
14h
🧩
Cache Partitioning
FCDP
: Fully
Cached
Data Parallel for Communication-Avoiding Large-Scale Training
arxiv.org
·
14h
🎴
TAO
Faster
AI Training
Unlocked
With New System For Massive Language Models
quantumzeitgeist.com
·
5h
🤖
TVM
Ultra
Ethernet
: The data-center
interconnection
of tomorrow detailed
tomshardware.com
·
58m
🎣
Slingshot
An introduction to
lockless
algorithms [
LWN.net
]
lwn.net
·
7h
🔓
Lock-Free Programming
Capturing
the instant of electrical switching to
pave
the way for faster memory
phys.org
·
44m
💾
PMem Programming
Local-First AI: How
SLMs
are Fixing the
Latency
Gap 💻✨
dev.to
·
16h
·
Discuss:
DEV
📱
Edge AI
How
Anam
Achieved 250% Faster Inference Using
Zymtrace
Continuous GPU Profiling
zymtrace.com
·
17h
🎮
SIMT Execution
The
Styx
Architecture for
Distributed
Systems (1999)
inferno-os.org
·
5h
·
Discuss:
Hacker News
📞
Tauri IPC
How Should Automotive
Processors
Evolve
in the Era of Software-defined Vehicles?
autonews.gasgoo.com
·
7h
🔌
Embedded Systems
AIPC
Local LLM Box,
ARFirst
PC + AI box ROCm Ryzen 7 780M, Ryzen AI Max+ 395 126 TOPS, 128GB, 10GbE
armdevices.net
·
4h
🔢
Intel AMX
Three Cache
Layers
Between Select and
Disk
frn.sh
·
5h
·
Discuss:
Hacker News
,
r/programming
📄
Page Cache
Designing a
Drift-Resistant
Memory System for LLMs
dev.to
·
2d
·
Discuss:
DEV
🔄
Hardware Transactional Memory
Compound
Engineering: The
Definitive
Guide
kill-the-newsletter.com
·
2h
⚓
Anchors
Zettabyte
and
LiteOn
Announce Strategic R&D Collaboration on Micro Edge AI Inferencing Infrastructure
prnewswire.com
·
5h
📱
Edge AI
CUDA
Guide:
Workflow
for Performance Tuning
digitalocean.com
·
4d
🎮
SIMT Execution
Beat the RAM shortage: How to get 32GB of
Corsair
DDR5
for cheap before prices climb even higher
techradar.com
·
4h
🌊
Memory Bandwidth
Persistent
Memory API for AI Agents
memoclaw.com
·
2h
·
Discuss:
Hacker News
🔄
Hardware Transactional Memory
Show HN: Model Training Memory
Simulator
czheo.github.io
·
1d
·
Discuss:
Hacker News
🌊
Memory Bandwidth
Designing
energy-efficient AI chips: Why power must be an early
consideration
edn.com
·
4d
⚙️
CPU Microarchitecture
Loading...
Loading more...
« Page 1
•
Page 3 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help