Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
⚡ Cache Optimization
Data Locality, Cache-Friendly Code, Memory Hierarchy, Performance
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
132213
posts in
37.5
ms
Fourth
Data
Prefetching
Championship: Part I
🚀
Software Prefetching
sigarch.org
·
3d
MEMCoder
: Multi-dimensional Evolving Memory for
Private-Library-Oriented
Code Generation
🔧
LLVM IR Optimization
arxiv.org
·
2d
High-Performance
Caching
— Redis,
CDNs
, DNS & The Cache-Aside Pattern (2026)
💾
Cache Design
dev.to
·
11h
·
DEV
Discovering
Hard Disk Physical Geometry Through
Microbenchmarking
(2019)
📁
File Systems
blog.stuffedcow.net
·
4h
·
Hacker News
Prefetching
Weights
in llama.cpp
🧩
mimalloc
am17an.bearblog.dev
·
2d
Early tests show minimal performance impact from new budget
HUDIMM
DDR5
memory
🌊
Memory Bandwidth
techspot.com
·
7h
PawelHuryn
: Claude Code Cost Optimization
⚙️
Cranelift Codegen
x.com
·
3d
·
X
AMD and Intel Unveil ACE: New matrix
instructions
deliver a massive 16x AI performance leap over
AVX
🔢
Intel AMX
tweaktown.com
·
7h
My GPU Was
Starving
: How I
Broke
the I/O Wall for 3.7x Faster Training
🌊
Memory Bandwidth
pub.towardsai.net
·
2d
Restartable
sequences,
TCMalloc
, and Hyrum's Law
🧠
Memory Models
lwn.net
·
11h
New
CPU
Memory
Module
🌊
Memory Bandwidth
semiengineering.com
·
2d
Your
AM5
board has a hidden
BIOS
setting for even better DDR5 performance, and no, it's not EXPO
🔄
Hardware Transactional Memory
xda-developers.com
·
4d
Google AI breakthrough means
chatbots
use six times less memory during conversations without
compromising
performance
📱
Edge AI
livescience.com
·
15h
·
Hacker News
atomic_
queue
benchmarks
SMT
vs
no-SMT
performance
🧵
Core Scheduling
max0x7ba.github.io
·
1d
·
r/cpp
,
r/linux
ExaBench
: An Open Database Performance
Leaderboard
🚀
Performance
exasol.com
·
1d
·
Hacker News
cychronex-labs/Exlex
: Zero-copy, Performance-first,no_std, DOD-based, Arena based Mutation Parser
🎯
Lance
github.com
·
5d
·
r/rust_gamedev
Can a Chip That
Loves
Zeros
Make Huge AI Models More Efficient?
🚀
Intel ISPC
spectrum.ieee.org
·
2d
·
Hacker News
,
r/hardware
Closing the Reality Gap: A New Architecture for
1.8-Tb/s
Chiplet
Governance
🧩
Cache Partitioning
semiwiki.com
·
4d
424: File List Optimization
🎯
Lance
blog.codepen.io
·
1d
High-Performance Distributed
Caching
with .NET and
Postgres
on Azure
📱
Pocketbase
devblogs.microsoft.com
·
2d
Page 2 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help