Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
π FPGA Programming
HDL, Verilog, VHDL, Hardware Synthesis, Reconfigurable Computing
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
135046
posts in
38.5
ms
SynCirc
: Efficient Synthesis of Depth-Optimized
Circuits
from High-Level Languages (Extended Version)
eprint.iacr.org
Β·
2d
π°οΈ
Hybrid Logical Clocks
Vectorization
of
Verilog
Designs and its Effects on Verification and Synthesis
arxiv.org
Β·
3d
Β·
Discuss:
Hacker News
π
Profile-Guided Optimization
Prompt to tape out: Autonomous AI agent builds 1.5
GHz
RISC-V
CPU
blog.adafruit.com
Β·
7h
π¬
Prompt Engineering
kritishmohapatra/MicroPython
_Digital_Lab: Simulating digital logic circuits using MicroPython on ESP32 β logic gates, combinational & sequential circuits on
Wokwi
.
github.com
Β·
1h
Β·
Discuss:
r/embedded
ποΈ
Microcontrollers
Building an FPGA
3dfx
Voodoo
with Modern RTL Tools
noquiche.fyi
Β·
7h
Β·
Discuss:
Hacker News
π
SIMD Masking
Qriton
HLMProgram
neural networks by shaping energy landscapes
hlm.qriton.com
Β·
1h
Β·
Discuss:
Hacker News
π±
Edge AI
Design of a
miniature
sensing module for pressure mapping in functionality
hydrogel
using programmable system-on-chip
sciencedirect.com
Β·
1d
ποΈ
Microcontrollers
Data Intelligence
Lab
@
HKU
sites.google.com
Β·
8h
π
Data Science
Aditya-rai-331/NF-1-PROGRAMMING-LANGUAGE
: A Resource-Efficient Programming Language for Hardware Control and Machine Learning. View my website click link given below. programming-language, syntax-highlighting, compiler, aur nf-1 Industrial-grade programming language v2.0 with a custom 16-bit Assembly Kernel. Optimized for legacy hardware.
github.com
Β·
9h
Β·
Discuss:
DEV
ποΈ
Cranelift
Starting Today:
Kazhdan
Sunday seminar: βBoolean Functions,
Hypercontractivity
, and Applicationsβ
gilkalai.wordpress.com
Β·
13h
β
Category Theory
SYMDIREC
: A Neuro-Symbolic
Divide-Retrieve-Conquer
Framework for Enhanced RTL Synthesis and Summarization
arxiv.org
Β·
3d
π§
LLVM IR Optimization
NUCODE
NU40
DK - nRF52840 module working tutorial
hackster.io
Β·
10h
ποΈ
Microcontrollers
The advantage of leveraging
FPGA
for 1130 related designs - 1627
Plotter
behavior discovery
rescue1130.blogspot.com
Β·
4h
Β·
Discuss:
rescue1130.blogspot.com
β‘
Hardware Acceleration
Scoping
out the
chiplet-based
design flow
edn.com
Β·
3d
βοΈ
CPU Microarchitecture
Unix
system programming in
OCaml
ocaml.github.io
Β·
1d
π
Type Inference
Building a $50
SDR
with 20
MHz
Bandwidth
hackaday.com
Β·
9h
β‘
Circuit Design
TINA
: Circuit simulator for analog, digital, MCU and
RF
circuits
tina.com
Β·
5h
Β·
Discuss:
Hacker News
β‘
Circuit Design
Hybrid KEM Constructions from Classical
PKEs
and Post-Quantum
KEMs
eprint.iacr.org
Β·
14h
π’
Homomorphic Encryption
Fattura
Elettronica
4.0.6
nicolaiarocci.com
Β·
12h
π
Intel PMU
Jensen
βs Trillion-Dollar
Token
Factory
crazystupidtech.com
Β·
7h
π
Naiad
Loading...
Loading more...
Page 2 »
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help