Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Close
Copied to clipboard
Close
Unable to share or copy to clipboard
Close
🔌 FPGA Programming
HDL, Verilog, VHDL, Hardware Synthesis, Reconfigurable Computing
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
171670
posts in
19.4
ms
A
Perfectable
Programming
Language
🔨
Compiler Design
alok.github.io
·
2d
·
Hacker News
Little-used
cholesterol
test could prevent more heart attacks and
strokes
💓
PHI Accrual
medicalxpress.com
·
6d
SmartFusion
® 2
FPGAs
⚡
Hardware Acceleration
microchip.com
·
8h
Four Reasons Why
FPGAs
Hit the
Sweet
Spot for LLM Inference
🧮
Intel MKL-DNN
pub.towardsai.net
·
9h
Circuit
Transformations
, Loop Fusion, and
Inductive
Proof
🎴
SIMD Shuffles
natetyoung.github.io
·
1d
·
Hacker News
Arch: An AI-Native Hardware
Description
Language for Register-Transfer
Clocked
Hardware Design
🎲
Hardware Branch Prediction
arxiv.org
·
6d
CUDA
Programming for NVIDIA
H100s
🎮
SIMT Execution
freecodecamp.org
·
5d
·
Hacker News
Algorithms
for Modern
Hardware
🔀
SIMD Programming
en.algorithmica.org
·
5d
·
Hacker News
Redefining
AI Inference With New
Silicon
Architecture
⚡
Hardware Acceleration
semiengineering.com
·
5d
From
Indiscriminate
to Targeted: Efficient RTL Verification via
Functionally
Key Signal-Driven LLM Assertion Generation
🔨
LLVM
arxiv.org
·
1d
ESP32-P4
SIMD
Explained
🔀
SIMD Programming
bitbanksoftware.blogspot.com
·
3d
·
Hacker News
CircuitSynth
: Reliable
Synthetic
Data Generation
🎭
Program Synthesis
arxiv.org
·
20h
Logical
Compilation
for Multi-Qubit
Iceberg
Patches
⚛️
Quantum Computing
arxiv.org
·
20h
CUTEv2
: Unified and
Configurable
Matrix Extension for Diverse CPU Architectures with Minimal Design Overhead
⚡
Hardware Acceleration
arxiv.org
·
20h
Late Breaking Results:
CHESSY
: Coupled Hybrid Emulation with
SystemC-FPGA
Synchronization
🖥️
Emulation
arxiv.org
·
20h
FILCO
: Flexible Composing Architecture with Real-Time
Reconfigurability
for DNN Acceleration
🧮
Intel MKL-DNN
arxiv.org
·
4d
A modular approach to
achieve
multistationarity
using AND-gates
🕐
Vector Clocks
arxiv.org
·
5d
Communication Requirements for
Linearizable
Registers
📮
Multi-producer Queues
arxiv.org
·
6d
TRAPTI
: Time-Resolved Analysis for
SRAM
Banking and Power Gating Optimization in Embedded Transformer Inference
🎲
Hardware Branch Prediction
arxiv.org
·
5d
Weaves, Wires, and
Morphisms
:
Formalizing
and Implementing the Algebra of Deep Learning
🤖
TVM
arxiv.org
·
5d
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help