⚙️ Systems Programming - hello · Scour

Shepherd: A Runtime Substrate Empowering Meta-Agents with a Formalized Execution Trace 🕵️Jaeger

Rethinking Distributed Systems for Serverless Performance and Reliability 🚀Shuttle

databricks.com·6d

Show HN: Vibe coding embedded systems with simulators 🖥️Emulation

simulator86.com·4d·Hacker News

eOS-DeepContext 🛡️RAII

eoscontinuum.com·4d

A Detailed Evaluation of A Production Server With High-End MRDIMM Main Memory (BSC, Micron, Intel, UPC) 🌊Memory Bandwidth

semiengineering.com·6d

Go 1.24 vs Java 25 for Microservices: An Updated Honest Benchmark in 2026 🔄Glommio vs Tokio

javacodegeeks.com·5d

REPTILES: Repeated Tiles of Sargantana, a RISC-V multicore based on OpenPiton 🧵OpenMP

A new era for memory-management maintainership 🔄Memory Ordering

lwn.net·4d·Hacker News

Closer in the Gap: Towards Portable Performance on RISC-V Vector Processors 🔀SIMD Programming

Scaling Full-Stack Applications in High-Compliance Environments 🏗️System Design

·6d·DEV

AccelSync: Verifying Synchronization Coverage in Accelerator Pipeline Programs 🛡️Intel CET

On Similarity of Computational Kernels in our Codes and Proxies 🧮Vector Databases

TLX: Hardware-Native, Evolvable MIMW GPU Compiler for Large-scale Production Environments ⚡Hardware Acceleration

LLM4Branch: Large Language Model for Discovering Efficient Branching Policies of Integer Programs 🔍KLEE

HyDRA: Deadline and Reuse-Aware Cacheability for Hardware Accelerators 🎲Hardware Branch Prediction

AutoSOUP: Safety-Oriented Unit Proof Generation for Component-level Memory-Safety Verification 🛡️Memory Safety

Janus: Compiler-Based Defense Against Transient Execution Attacks Using ARM Hardware Primitives 🏷️Memory Tagging

PRISM: Fast Online LLM Serving via Scheduling-Memory Co-design 🔄Glommio vs Tokio

FractalSortCPU: Bandwidth-Efficient Compressed Radix Sort on CPU 📋Columnar Storage

From Detection to Recovery: Operational Analysis on LLM Pre-training with 504 GPUs 🔬Deep Learning

Log in to enable infinite scrolling