Acquire-Release, Sequential Consistency, Relaxed Memory Models, Atomic Semantics

Feeds to Scour
SubscribedAll
Scoured 72647 posts in 1.50 s
Chain-of-Memory: Lightweight Memory Construction with Dynamic Evolution for LLM Agents
arxiv.org·47m
🧠Memory Models
Preview
Report Post
A Novel Side-channel Attack That Utilizes Memory Re-orderings (U. of Washington, Duke, UCSC et al.)
semiengineering.com·11h
🔄Hardware Transactional Memory
Preview
Report Post
Lock Management Inside a Process: Why Native Locks Alone Are Not Enough
dev.to·10h·
Discuss: DEV
🔒Futex
Preview
Report Post
SplittingSecrets: A Compiler-Based Defense for Preventing Data Memory-Dependent Prefetcher Side-Channels
arxiv.org·1d
🚀Software Prefetching
Preview
Report Post
FlashAttention 4: Faster, Memory-Efficient Attention for LLMs
digitalocean.com·18h
🔄Hardware Transactional Memory
Preview
Report Post
Hippocampus model implementing a Turing machine
pub.towardsai.net·1h
🧠Memory Models
Preview
Report Post
Heaps do lie: debugging a memory leak in vLLM.
mistral.ai·14h·
Discuss: Hacker News
📊Cachegrind
Preview
Report Post
32GB of RAM costs $300 now: How to survive without upgrading
howtogeek.com·1d
🧠Memory Management
Preview
Report Post
understanding LSM trees via read, write, and space amplification
bitsxpages.com·6h
🌲LSM Trees
Preview
Report Post
Memory Addressing and Memory Mapped I/O | by Tom Herbert | Jan, 2026
medium.com·2d
🗂️mmap
Preview
Report Post
One ISA, Infinite Use Cases: RISC-V and the Road to Workload-Specific Silicon
riscv.org·10h
RISC-V
Preview
Report Post
Scalable Adaptive Memory Compiler Optimization via Multi-Objective Evolutionary Algorithms
dev.to·1d·
Discuss: DEV
🧩mimalloc
Preview
Report Post
Experiments on Reward Hacking Monitorability in Language Models
lesswrong.com·50m
🔓Binary Exploitation
Preview
Report Post
istmarc/tenseur: C++23 Tensor, neural networks and mathematical library
github.com·11h·
Discuss: r/cpp
⚙️XLA
Preview
Report Post
Agentic Memory
dolthub.com·5h
🧠Memory Models
Preview
Report Post
SHADOW: Simultaneous Multi-Threading Architecture with Asymmetric Threads
danglingpointers.substack.com·1d·
Discuss: Substack
🧵Lightweight Threads
Preview
Report Post
On rebuilding read models, Dead-Letter Queues and Why Letting Go is Sometimes the Answer
event-driven.io·2d·
Discuss: r/programming
💳Transactional Memory
Preview
Report Post
Guide to designing and testing memory for AI agents
theevalloop.substack.com·1d·
Discuss: Substack
🧩mimalloc
Preview
Report Post
Streamlining CUB with a Single-Call API
developer.nvidia.com·8h
🧩mimalloc
Preview
Report Post
Memory layout matters: Reducing metric storage overhead by 4x in a Rust TSDB
baarse.substack.com·14h·
Discuss: r/rust
🏛️Region-Based Memory
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help