Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
RISC-V
⚡ RISC-V
Specific
Open ISA, Instruction Set, Custom Extensions, FPGA
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
86
posts in
8.2
ms
Docker 29 and COPY –link –chown
🏗
Computer Architecture
Content type:
Blog
tunbury.org
·
6d
6 days ago
Actions for Docker 29 and COPY –link –chown
RISC-V
Summit Europe 2026: Industry and Academia Unite in Bologna to Advance
Open
Hardware
🏗
Computer Architecture
Content type:
News
eetimes.com
·
4d
4 days ago
Actions for RISC-V Summit Europe 2026: Industry and Academia Unite in Bologna to Advance Open Hardware
Less-relevant results
Difference between revisions of "ELC 2026 Presentations"
💻
Operating Systems
elinux.org
·
1d
1 day ago
Actions for Difference between revisions of "ELC 2026 Presentations"
IDA 9.4 Beta Is Now Available
🏗
Computer Architecture
Content type:
Blog
hex-rays.com
·
2d
2 days ago
Actions for IDA 9.4 Beta Is Now Available
OpenCV
5 release - New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and
RISC-V
hardware optimizations - CNX Software
🏗
Computer Architecture
Content type:
News
cnx-software.com
·
3d
3 days ago
Actions for OpenCV 5 release - New DNN engine with enhanced ONNX and LLM/VLM support, Intel, Arm, and RISC-V hardware optimizations - CNX Software
InjectV: Modeling Fault Injection Attacks in
RISC-V
Simulation Environment
🏗
Computer Architecture
Content type:
Academic
arxiv.org
·
2d
2 days ago
Actions for InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment
Automatia Update: Unbalanced Skills |
RISC-V
sandbox
🏗
Computer Architecture
Content type:
Blog
libriscv.no
·
6d
6 days ago
·
Hacker News
Actions for Automatia Update: Unbalanced Skills | RISC-V sandbox
RISC-V
CPU Performance Up 8x In Five Years: SiFive HiFive Unmatched To SpacemiT K3
🏗
Computer Architecture
phoronix.com
·
3d
3 days ago
Actions for RISC-V CPU Performance Up 8x In Five Years: SiFive HiFive Unmatched To SpacemiT K3
Rethinking the Logic-Routing Tradeoff in
FPGAs
🏗
Computer Architecture
Content type:
News
eetimes.com
·
3d
3 days ago
Actions for Rethinking the Logic-Routing Tradeoff in FPGAs
highway/g3doc/std_simd_comparison.md at master · google/highway
⚙️
CPU Microarchitecture
Content type:
Code
github.com
·
8h
8 hours ago
·
Hacker News
Actions for highway/g3doc/std_simd_comparison.md at master · google/highway
Giulio Zausa's
MMO-CHIP
Makes Reverse Engineering Old Silicon Chips a Multiplayer Game
🖥️
Emulation
Content type:
News
hackster.io
·
3d
3 days ago
·
Hacker News
,
r/programming
Actions for Giulio Zausa's MMO-CHIP Makes Reverse Engineering Old Silicon Chips a Multiplayer Game
Fedora 44
RISC-V
Images Released, Including New "Omni" Kernel For Broader
RISC-V
Hardware Support
🏗
Computer Architecture
lemmy.ml
·
2d
2 days ago
Actions for Fedora 44 RISC-V Images Released, Including New "Omni" Kernel For Broader RISC-V Hardware Support
Linux 7.2 Features Expected: Apple M3, Initial AMDGPU HDMI 2.1 FRL, USB4STREAM, Cache Aware Scheduling
🖥️
Emulation
phoronix.com
·
16h
16 hours ago
Actions for Linux 7.2 Features Expected: Apple M3, Initial AMDGPU HDMI 2.1 FRL, USB4STREAM, Cache Aware Scheduling
MMO-CHIP
: From Microscope to
Verilog
in an hour
🖥️
Emulation
Content type:
Video
media.ccc.de
·
3d
3 days ago
·
Lobsters
Actions for MMO-CHIP: From Microscope to Verilog in an hour
coherentforge/CambiOS: Zero-trust, capability-based Rust microkernel targeting formal verification.
Tri-arch
(x86_64 / AArch64 /
RISC-V
). Sovereign and generative: no telemetry, user owns keys and data. Early-stage — see STATUS.md. Inspired by seL4, Hubris, and Redox.
💻
Operating Systems
Content type:
Code
github.com
·
1d
1 day ago
·
Hacker News
Actions for coherentforge/CambiOS: Zero-trust, capability-based Rust microkernel targeting formal verification. Tri-arch (x86_64 / AArch64 / RISC-V). Sovereign and generative: no telemetry, user owns keys and data. Early-stage — see STATUS.md. Inspired by seL4, Hubris, and Redox.
Programming Domain-Specific
FPGA
Hardblocks from HLS: An RTL Blackbox Approach
🗄️
Database Sharding
Content type:
Academic
arxiv.org
·
4d
4 days ago
Actions for Programming Domain-Specific FPGA Hardblocks from HLS: An RTL Blackbox Approach
Robust case kit for the Pinecil - Everything neatly and perfectly packaged
🏗
Computer Architecture
shop.blinkyparts.com
·
6d
6 days ago
Actions for Robust case kit for the Pinecil - Everything neatly and perfectly packaged
Vortex 3.0 Released As Full-Stack,
Open-Source
RISC-V
GPU Now With 3D Pipeline
🏗
Computer Architecture
phoronix.com
·
3d
3 days ago
·
Cited by 1 article
Actions for Vortex 3.0 Released As Full-Stack, Open-Source RISC-V GPU Now With 3D Pipeline
May Week 5
🔌
ESP32
i-programmer.info
·
6d
6 days ago
Actions for May Week 5
Midstall/heimdall: Post-silicon hardware verification suite for
FPGA
's and CPU's
🔨
Compiler Design
Content type:
Code
github.com
·
12h
12 hours ago
·
Hacker News
Actions for Midstall/heimdall: Post-silicon hardware verification suite for FPGA's and CPU's
« Page 1
·
Page 3 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help