Feeds to Scour
SubscribedAll
Scoured 80679 posts in 254.6 ms
Alternating ZX Circuit Extraction for Hardware-Adaptive Compilation
arxiv.org·15h
🔨Incremental Compilation
Preview
Report Post
Heterogeneous Multicore System IP
semiengineering.com·12h
🔁Cache Coherence
Preview
Report Post
CPU Work
dev.to·16h·
Discuss: DEV
💾Cache Optimization
Preview
Report Post
Pipelining and prefetching: a 45% speedup story
sebastiano.tronto.net·1d·
Discuss: Hacker News
💾Cache Optimization
Preview
Report Post
The Inner Workings of the Intel 8086’s Arithmetic Logic Unit
hackaday.com·1h
🏗Computer Architecture
Preview
Report Post
If it compiles, it is correct (almost): an introduction to Lean 4 for ZK systems and Engineering
blog.lambdaclass.com·3h
🔬Static Analysis
Preview
Report Post
Bench4HLS: End-to-End Evaluation of LLMs in High-Level Synthesis Code Generation
arxiv.org·15h
🔨Compilers
Preview
Report Post
Speeding Up Variable-Length Training with Dynamic Context Parallelism and NVIDIA Megatron Core
developer.nvidia.com·1d
🔁Cache Coherence
Preview
Report Post
AMD Ryzen 9850X3D in workstation test against the Ryzen 7 9800X3D – The cache as a real game changer
igorslab.de·1d
⚙️Performance Profiling
Preview
Report Post
RISC-V 32-bit Core
hackster.io·2d
RISC-V
Preview
Report Post
Your Code Is Slow Because You Think in Objects, Not Data
dev.to·3h·
Discuss: DEV
💾Cache Optimization
Preview
Report Post
Round pegs, square holes: Why GPGPUs are an architectural mismatch for modern LLMs - EDN
edn.com·11h
🔁Cache Coherence
Preview
Report Post
The Dark Software Fabric: Engineering the Invisible System That Builds Your Software
julianmwagner.com·12h·
⚙️JIT Compilation
Preview
Report Post
How to Write High-Performance Code
blog.bytebytego.com·1d
⚙️Performance Profiling
Preview
Report Post
Ultra-low-bit LLM Inference Allows AI-PC CPUs And Discrete Client GPUs To Approach High-end GPU-Level (Intel)
semiengineering.com·1d
🔧LLVM
Preview
Report Post
Arm’s Cortex A725 ft. Dell’s Pro Max with GB10
chipsandcheese.com·2d·
🏗Computer Architecture
Preview
Report Post
Deep dive into the Maia 200 architecture
techcommunity.microsoft.com·2d·
Discuss: Hacker News
🔁Cache Coherence
Preview
Report Post
Hierarchical Device Planning as an Enabler of System Technology Co-Optimization
semiwiki.com·2d
🏗️System Design
Preview
Report Post
Training a 67M-parameter transformer on an M4 Mac Mini
geddydukes.com·1d·
Discuss: Hacker News
🏗Computer Architecture
Preview
Report Post

Keyboard Shortcuts

Navigation
Next / previous item
j/k
Open post
oorEnter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
gh
Interests
gi
Feeds
gf
Likes
gl
History
gy
Changelog
gc
Settings
gs
Browse
gb
Search
/
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc

Press ? anytime to show this help