Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
Modern CPU
🖥️ Modern CPU
AVX-512, Vector Extensions, Branch Prediction, Cache Optimization
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
28
posts in
12.9
ms
The copy_if Speedup That Wasn't About copy_if, Or
AVX-512
🚀
SIMD Parsing
hftuniversity.com
·
6d
6 days ago
·
Substack
Actions for The copy_if Speedup That Wasn't About copy_if, Or AVX-512
The Tick-Tock AI Development Cycle.
⚡
CPU Microarchitecture
wilsoniumite.com
·
6h
6 hours ago
Actions for The Tick-Tock AI Development Cycle.
Intel 8086, the First x86 chip, Enters its 50th Year in 2027
🖥️
Hardware Architecture
techpowerup.com
·
1d
1 day ago
Actions for Intel 8086, the First x86 chip, Enters its 50th Year in 2027
uiCA: Accurate Throughput
Prediction
of Basic Blocks on Recent Intel
Microarchitectures
⚡
CPU Microarchitecture
Content type:
Academic
arxiv.org
·
23h
23 hours ago
·
Hacker News
Actions for uiCA: Accurate Throughput Prediction of Basic Blocks on Recent Intel Microarchitectures
Advanced
Vector
Extensions
512 Acceleration of LSH and LEA-GCM
⚡
SIMD Optimization
eprint.iacr.org
·
6d
6 days ago
Actions for Advanced Vector Extensions 512 Acceleration of LSH and LEA-GCM
Exploiting GPU Tensor Cores from Java using Babylon [Juan Fumero]
⚡
Parallel Computing
openjdk.org
·
1d
1 day ago
·
r/java
Actions for Exploiting GPU Tensor Cores from Java using Babylon [Juan Fumero]
How much do amd64
microarchitecture
levels
help in Go?
🔢
Bitwise Algorithms
Content type:
Blog
lemire.me
·
4d
4 days ago
·
Lobsters
,
Hacker News
,
r/golang
Actions for How much do amd64 microarchitecture levels help in Go?
Why x86 Zeroes a Register With `xor eax, eax`
🔢
Bitwise Algorithms
Content type:
Blog
debasishg.github.io
·
2d
2 days ago
Actions for Why x86 Zeroes a Register With `xor eax, eax`
New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
💻
Operating System, OS
techxplore.com
·
26m
26 minutes ago
Actions for New OS kernel uncovers hidden Apple M1 behavior and possible Phantom attack
Sassy: fuzzy searching DNA sequences using
SIMD
🧮
Compute Optimization
curiouscoding.nl
·
6d
6 days ago
Actions for Sassy: fuzzy searching DNA sequences using SIMD
VideoLAN Announces dav2d as an Open-Source and Super Fast AV2 Decoder
🎬
Video Codecs
9to5linux.com
·
2d
2 days ago
Actions for VideoLAN Announces dav2d as an Open-Source and Super Fast AV2 Decoder
Elasticsearch
simdvec
deep-dive: Walking the memory tightrope to 2x better
vector
throughput
⚡
Parallel Computing
Content type:
Blog
elastic.co
·
5d
5 days ago
Actions for Elasticsearch simdvec deep-dive: Walking the memory tightrope to 2x better vector throughput
Apple Chip Architecture from 1977 to 2026
🧲
RISC-V Archaeology
Content type:
News
Content type:
Blog
blog.jacobstechtavern.com
·
1d
1 day ago
Actions for Apple Chip Architecture from 1977 to 2026
Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
💨
Cache Analysis
paste.rs
·
5d
5 days ago
·
r/C_Programming
,
r/golang
,
r/netsec
Actions for Zero-Click HFP/A2DP Takeover via L2CAP Session Preemption
AMD Ryzen 9 9950X3D2 Dual Edition Review - Maximum
Cache
🖥️
Hardware Architecture
techpowerup.com
·
1d
1 day ago
·
r/hardware
Actions for AMD Ryzen 9 9950X3D2 Dual Edition Review - Maximum Cache
jdalang/jda-lang: Jda: A high-performance systems language bootstrapped from assembly. Beats C on sudoku & LZ77. Self-hosted compiler, no GC, built-in concurrency & ML.
🔐
RISC-V Cryptography
Content type:
Code
github.com
·
6d
6 days ago
·
DEV
Actions for jdalang/jda-lang: Jda: A high-performance systems language bootstrapped from assembly. Beats C on sudoku & LZ77. Self-hosted compiler, no GC, built-in concurrency & ML.
Density Field State Space Models: 1-Bit Distillation, Efficient Inference, and Knowledge Organization in Mamba-2
💻
Operating System, OS
Content type:
Academic
arxiv.org
·
17h
17 hours ago
Actions for Density Field State Space Models: 1-Bit Distillation, Efficient Inference, and Knowledge Organization in Mamba-2
Founding Engineer - FPGA, RTL, & ASIC Architect at Zettascale
⚙️
Logic Synthesis
ycombinator.com
·
6d
6 days ago
·
Hacker News
Actions for Founding Engineer - FPGA, RTL, & ASIC Architect at Zettascale
What Arm-based innovations happened in May 2026?
⚡
Performance Tools
Content type:
Blog
newsroom.arm.com
·
5d
5 days ago
Actions for What Arm-based innovations happened in May 2026?
MOSAIC: A Workload-Driven
Simulation
and Design-Space Exploration Framework for Heterogeneous NPUs
📊
Frequency Analysis
Content type:
Academic
arxiv.org
·
5d
5 days ago
Actions for MOSAIC: A Workload-Driven Simulation and Design-Space Exploration Framework for Heterogeneous NPUs
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help