Skip to main content
Scour
Browse
Getting Started
Login
Sign Up
You are offline. Trying to reconnect...
Copied to clipboard
Unable to share or copy to clipboard
🔁 Cache Coherence
Multi-Core, Memory Models, MESI Protocol, CPU Architecture
Filter Results
Timeframe
Fresh
Past Hour
Today
This Week
This Month
Feeds to Scour
Subscribed
All
Scoured
185300
posts in
28.7
ms
What Actually
Happens
Inside a
CPU
When Code Runs
⚙️
CPU Microarchitecture
siliconopera.com
·
2d
Inside the
SiFive
Performance™
P570
Gen 3: High Performance Efficiency for Next-Generation Consumer and Commercial Applications
🏗
Computer Architecture
sifive.com
·
6h
·
Hacker News
Running local models on an
M4
with 24GB memory
🚀
Performance
news.ycombinator.com
·
14h
·
Hacker News
Virtual Memory: A Deep Dive into Page Tables,
TLBs
, and Linux
Internals
💭
Virtual Memory
blog.codingconfessions.com
·
2d
Show HN: How
Scaleway
brought the first
RISC-V
servers to the cloud
⚡
RISC-V
scaleway.com
·
8h
·
Hacker News
KDE
Plasma
6.7 To Provide A Much Better Experience For CPU-Based
Rendering
🎮
WebGPU
phoronix.com
·
5d
·
Hacker News
Verifying
Sequential Consistency under Bounded
Preemptions
🌊
CALM Theorem
arxiv.org
·
16h
PLUR
:
Persistent
memory for AI agents. Local-first, zero-cost
🧩
mimalloc
github.com
·
4d
·
Hacker News
More experiments with local models and
kv
cache
quantization
🔗
Intrusive Containers
gurupanguji.com
·
1d
April in
TigerLand
🐅
TigerBeetle Protocol
TigerBeetle Blog via kill-the-newsletter.com
·
5h
MinIO adds
petabyte-scale
MemKV
cache for Nvidia GPU inference
💽
NVMe
blocksandfiles.com
·
8h
·
Hacker News
Hardware Memory
Compression
Is the
Solution
to the Memory Wall
🌊
Memory Bandwidth
eetimes.com
·
1d
Useful Memories Become
Faulty
When
Continuously
Updated by LLMs
🔄
Memory Ordering
dylanzsz.github.io
·
1d
·
Hacker News
CCD-Level
and Load-Aware Thread Orchestration for In-Memory Vector
ANNS
on Multi-Core CPUs
🚀
Milvus
arxiv.org
·
16h
AMD Develops
HighestFreq
CPPC
Extension for More Accurate CPU Scheduling
📊
Intel PMU
guru3d.com
·
1d
Memory
godboxes
could offer relief from the
RAMpocalypse
🔌
CXL
theregister.com
·
2d
·
Hacker News
The Case For
Compilers
: A Look at SPEC CPU 2026 on
LLVM
22
📊
Profile-Guided Optimization
servethehome.com
·
2d
A Controlled Study of Memory
Hierarchy
Transitions
in Quantum Circuit Simulation on Apple M4 Pro Unified Memory Architecture
⚛️
Quantum Computing
arxiv.org
·
16h
The
SiFive
P570
Gen 3: A System Perspective
📡
Intel PMT
sifive.com
·
6h
·
Hacker News
ITCM
vs
DTCM
vs DDR: Embedded Memory Types Explained [Full Handbook]
⚡
Cache Optimization
freecodecamp.org
·
6d
« Page 1
·
Page 3 »
Log in to enable infinite scrolling
Keyboard Shortcuts
Navigation
Next / previous item
j
/
k
Open post
o
or
Enter
Preview post
v
Post Actions
Love post
a
Like post
l
Dislike post
d
Undo reaction
u
Save / unsave
s
Recommendations
Add interest / feed
Enter
Not interested
x
Go to
Home
g
h
Interests
g
i
Feeds
g
f
Likes
g
l
History
g
y
Changelog
g
c
Settings
g
s
Browse
g
b
Search
/
Pagination
Next page
n
Previous page
p
General
Show this help
?
Submit feedback
!
Close modal / unfocus
Esc
Press
?
anytime to show this help